From nobody Wed Dec 17 19:09:33 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85D061E1E1B; Sun, 16 Mar 2025 18:56:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151410; cv=none; b=Q8+Y95CDx8az19YcDfREpe4JyBJi7mgAmu2ocUbKrGfo58fXKUSA/wYhYqAS1MzLDRjtFEscOkignNn2Mo4XaC9yDjr3RXvT8/51Svs5iH6spglbuYhWH+B0Lx48vavsEgS1GQu57LYJKoWAsFITd5Zgcxxfg0nLCseSgpq5m7c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151410; c=relaxed/simple; bh=tglxEmuWGw4akNornBWLCQKajr6P9iy15vqg5vSmx9E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=D5YEdLRHk4l5t+58WGpTPtlkFX6v3D9LXyOkFQ0w01/olwN1SHeQ/juc98C0+bYp6/sIw4DfhIKEyJRDKsj8uzfMleIQuviGsSgO5GLPv9S1Z6QlWnGikJOpeuEDy9CiQusif3ZZEAGNyJRSSy2rY+BiuKgKen+uxnGYZSC48zE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HJj4u4ei; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HJj4u4ei" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43cfdc2c8c9so7330295e9.2; Sun, 16 Mar 2025 11:56:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151407; x=1742756207; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CoyZXAvqNe6CuejKxIry7Yi6oQs7DU4ZtubzPJeO22A=; b=HJj4u4einht2O5h68aZkeVQTeCV5QNmTGBNpLaTBj5katU8nOvxquz6JxqeTAq/l/B JKajJP4YoXUjuSrdNXhSyph+yA0/h7yvMXcvuBhAgJXle8i3TxU+NBSvMJWksthaZ/+I JbD8cJUOIEYUtHSKeVci0F+mxrNk3i+PkD+InXZSs/bzKqvoSf+YWrOrwHq7hhdJVIZZ A1RelgA9smsaFu112+AyfA7HrTS1CcnO9aQlulyQX/y7FL/Io/8bqusw450MgFXAbrnA 9iPTUYJqXVjQR92A/CK2/no9CdHXSzNtRHlP1SBFOPvnyGFe9CJc+tDs2hy19mEWNpDV MiCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151407; x=1742756207; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CoyZXAvqNe6CuejKxIry7Yi6oQs7DU4ZtubzPJeO22A=; b=SicrOym8BWAlbRLpmhVfiKyi2iwYtlvWO8LezuOytu7oSG+8pEByOXcuVZkeF6+olv mglXAl1J1NUEjtftxLgUy5mNg13kRrrvc3+laeVtAIJzP+v36P9QJW2j69w5M7QUxdfo cxqSg3aDCkhvLvTGJJjlJdlMEZr7NbOjQxOYJZJMdkslUKGlaLELvtoB95WQrqCw7vhM QAF49JnC62J5U1Q0+UUKKUvOc6Hh2Y4zQGMIE8WKNr6TMd5SXaWis4dQxqNhYySC70Z7 e0LkfxICg6cudLM8DtvjjzypfWv+WUs1E2lUsGE2lrQLVLL+csKi6IdClCheFDUlxUqS Qufw== X-Forwarded-Encrypted: i=1; AJvYcCUN9HdABLlfGKkwLYJwis5chKvaOCpkphit3RjrtLfomLzANRmdcwHQLtLQLIYvOLIfTRap4p66bc37ccx1@vger.kernel.org, AJvYcCUd7ijNUFBQGRiI2QgyBCWE9WQqt36F+EdEDa/4dPVG6zwE6xuqDx/vv1/DlI0Q2MjmwMhh9TDyttEQ@vger.kernel.org X-Gm-Message-State: AOJu0Yw+3jqKdJQQ7rW7o8gsVOipTisaYmSVg6MSefIRmC2QeScBKEzx l7I2zUliiEn46vox00uzogTJHiDzvo5RB+rdj9cgZymUkZdogU3W X-Gm-Gg: ASbGncu32sJquTJMIM2oNJfxMZ6mwZdPs+YdQIEP95YhC6s/+yCBA9934CTHg6G49lC GN6GpiDb7BrlK2iEa/uK10LMMq9ncxaXjKZT1d6wRp+776N5rqjCD8oBUJW7sxSGh24Dsona+7T iTbiFmbcGioTIhq5SBdNuIaaej9GyvUocWFIc7EA1a+nG897bYS6DzRY/yx5u/18PljEdzTUVXa rw97IdXksAJ0F0T9o2WWfcqK605C/Ks2+hT1q3EjGNm0E5rq07rF3Bd5jXC8Ohoeu1dyCD4+KAx IKMEP0gJN75zXFQSpvlN1yhlekONDskM5QFlPe8G1LUuf88BR3bTBb43WY6BOiAvISoT X-Google-Smtp-Source: AGHT+IFMni+9tePO5dcXTTurbNOrImHaypczvIJOW+fllny49duz6UAc34isNuZiUTsLUl0JT/kiSg== X-Received: by 2002:a05:600c:1553:b0:43d:172:50b1 with SMTP id 5b1f17b1804b1-43d264bfeb9mr56204255e9.29.1742151406643; Sun, 16 Mar 2025 11:56:46 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:46 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 3/7] arm64: dts: sophgo: Add initial SG2000 SoC device tree Date: Sun, 16 Mar 2025 19:56:33 +0100 Message-ID: <20250316185640.3750873-4-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add initial device tree for the SG2000 SoC by SOPHGO (from ARM64 PoV). Signed-off-by: Alexander Sverdlin --- Changelog: v5: - PSCI node and enable-method v4: v3: v2: - relocated "memory" node according to DT coding style; - moved GIC node into "soc"; - referring "soc" by label; arch/arm64/boot/dts/sophgo/sg2000.dtsi | 81 ++++++++++++++++++++++++++ 1 file changed, 81 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000.dtsi b/arch/arm64/boot/dts/s= ophgo/sg2000.dtsi new file mode 100644 index 000000000000..7051007ec7ea --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000.dtsi @@ -0,0 +1,81 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#define SOC_PERIPHERAL_IRQ(nr) GIC_SPI (nr) + +#include +#include +#include + +/ { + compatible =3D "sophgo,sg2000"; + interrupt-parent =3D <&gic>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + compatible =3D "arm,cortex-a53"; + device_type =3D "cpu"; + reg =3D <0>; + enable-method =3D "psci"; + i-cache-size =3D <32768>; + d-cache-size =3D <32768>; + next-level-cache =3D <&l2>; + }; + + l2: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x20000>; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x80000000 0x20000000>; /* 512MiB */ + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D , + ; + }; + + psci { + compatible =3D "arm,psci-0.2", "arm,psci"; + method =3D "smc"; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + always-on; + clock-frequency =3D <25000000>; + }; +}; + +&soc { + gic: interrupt-controller@1f01000 { + compatible =3D "arm,cortex-a15-gic"; + interrupt-controller; + #interrupt-cells =3D <3>; + reg =3D <0x01f01000 0x1000>, + <0x01f02000 0x2000>; + }; + + pinctrl: pinctrl@3001000 { + compatible =3D "sophgo,sg2000-pinctrl"; + reg =3D <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names =3D "sys", "rtc"; + }; +}; + +&clk { + compatible =3D "sophgo,sg2000-clk"; +}; --=20 2.48.1