From nobody Wed Dec 17 17:25:57 2025 Received: from mail-ed1-f46.google.com (mail-ed1-f46.google.com [209.85.208.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88AA319D06A; Sat, 15 Mar 2025 22:49:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742078971; cv=none; b=KeW8tNLump1NVOY31ekWsR9ifeLm5r1+Fbe2iUw/aQvvrGfd8JYEYLe1oST1NhUO3LlndmqXHlr4ebx6h6VdACIMhsDwG9LE/yQM3iGQuUM7GVIrAtXWYZBXpW8xngGPLEHCYDTd701HzHT+H1nEALWnvDwpA+E9o9A6qsZVfwc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742078971; c=relaxed/simple; bh=u3rqUwCU4XDWiEqSaLjp3Ri55hicxwzBah2VGWN3MoU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=e7lQIZGPK/QmPvXgcsuvdbnBNCM6illeZIWAM0xWkVplAJNxu9I7+XR2MTzZ+4lGJ49nVJ/+J+7808iOvx+17qnphauBy1MWze5JeQR4Gkw/OkXyYoskksWDmahb7diOIyqAkNOFZGXxCS0oonoUEVR409Ril94GyZ3qPOe4/rU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MDbEVIbh; arc=none smtp.client-ip=209.85.208.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MDbEVIbh" Received: by mail-ed1-f46.google.com with SMTP id 4fb4d7f45d1cf-5e5e0caa151so5650079a12.0; Sat, 15 Mar 2025 15:49:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742078967; x=1742683767; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dymk5NDXOnGvVfyO9fnI/EnalYvslfe/wlkmevGLGhc=; b=MDbEVIbhQA3pS47TcVE2B5M6prhC/WV3GVQcncv0DinuBatfOH+7fc2ZfDf+DaA6ki fbZwdIplqx8px9zjIP5WruBqTBGaBo1QYuttG6igqZitdukLXr4DshRQTyYt7rIUoxlT jeTc8hDEPb13wOpbA4izQW4SfsBNqQJGjKIzwNgF6OChQK7Mxn3wz/8eeHsMbc75UWBs EyZkSlbQy3c1+NPDqI3T3J/Drj8ciIlHfeGA0dqjj0GmRVaCQSmXUNC6XnUsccOaqbIr +ijw+1gKazpW3Gqxqp1pNqvey+56xLcSDwy3i1A0ejZJxDgb92DfbGEu9lgq7CfUdRmL +Xnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742078967; x=1742683767; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dymk5NDXOnGvVfyO9fnI/EnalYvslfe/wlkmevGLGhc=; b=iY/uFaQpsd1gKUr6gpjAKCtSf9lpa00PrwjG4twlQZZb1Qdvsq5PMxUiBmfd8mCi1v Df8dzX0rcX7w/mAfnx3g7yI2Ynp0H/zI6Ojyl5hkj1GjAdpJIk6rVqgJXWwMVVH8kG+D 0dFxe0lOLmMV7ksrGwr9mO2WPrIdgpla0bgFEaWt21E+kZWp1jfEDcZlVdk7jkywDoMo N9YNfllQBjCkRKB5+iEEPSw8ZysJ4/SGGJssEKEA3ST2w9rYzW/3SEkoW2LjuBfzbvBh kOQdTczwm/nIcn6MMdmaBLof3BuPjtnt4p/O+MJtD/19QwF3kzom59sfjQ2gnWPatyCx Mzwg== X-Forwarded-Encrypted: i=1; AJvYcCVGLFs/lAnWONkoeSSp2fy71sUCEdXoV/8xEpwpPb7EIw+dKge6yDhJZJ7m9yFqh5y5jMClUfgfG0Xd1gki@vger.kernel.org, AJvYcCVTJEw3X2a1eFyU99Ge8A0wfqCyiH2s436UKMf+LOmsaGDjsl8K5QVaIkV+PvHMgvH6ut6mH8E09en2@vger.kernel.org, AJvYcCX2YP7y86ukUf0OED8TGcAxE4go38T6aPI5xYfswZMiMfTen2+WiA1GVxvBFeWKNFA9xXi8SX0m3q+c@vger.kernel.org X-Gm-Message-State: AOJu0Ywt7z2eGL8+sPTwyONJddTsIOf4XPWIXni9YjrL2KzDCPPVb7m6 IaQZBcw4v4lwaC8lsEF3mOCVjnaZfGX8XfAebRagP85S1OKnpcR0Hdsy5New X-Gm-Gg: ASbGnct0Mk9RcEXU/nke6seSD66h6ro51jQJ7Y4nDUHj9gdvkWyHytFyX2tWojDqwuA F/07O5LTpJKPfOvttvEWvFj5aiZco1v/vdvQtcYph9xxY6irhFPeKOphDLQppy5U6kFpY3DTJsS fm++RMBMDshyREHIqJLkyZBRMw86H+FQfugYprVf5lrUOUpfTpmVQocRlCljqaYdNHzOg9GqwZi ZqTec+Wi4X9E/W6NnZCeXLcQ3/zr4jTqcV89xdK5CY9jS8nne4nWyCL5ghG2JiecptY9YkLv11+ qz8bHFueiMK9iTGB9D7ZvtLpWGd7m7jv1CJLUs4K09G5tnl2Aps6MayXaQ== X-Google-Smtp-Source: AGHT+IEufEPFKmezzyyBW1gs6pWk9iMehkx2yVP4twAuvTceJ1xSya1DnKsBPx/LLL+anXc1DsJ6nQ== X-Received: by 2002:a05:6402:50c9:b0:5e7:c50d:9dd8 with SMTP id 4fb4d7f45d1cf-5e8a0bf3c89mr8361479a12.32.1742078966534; Sat, 15 Mar 2025 15:49:26 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5e8169b160dsm3775586a12.41.2025.03.15.15.49.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Mar 2025 15:49:26 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, devicetree@vger.kernel.org, linux-rtc@vger.kernel.org Cc: Jingbao Qiu , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Alexandre Belloni , Arnd Bergmann , Yangyu Chen , linux-kernel@vger.kernel.org, Alexander Sverdlin , Krzysztof Kozlowski Subject: [PATCH v14 1/3] dt-bindings: soc: sophgo: add RTC support for Sophgo CV1800 series Date: Sat, 15 Mar 2025 23:49:12 +0100 Message-ID: <20250315224921.3627852-2-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250315224921.3627852-1-alexander.sverdlin@gmail.com> References: <20250315224921.3627852-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Jingbao Qiu Add RTC devicetree binding for Sophgo CV1800 series SoC. The device is called RTC, but contains control registers of other HW blocks in its address space, most notably of Power-on-Reset (PoR) module, DW8051 IP (MCU core), accompanying SRAM, hence putting it in SoC subsystem. Signed-off-by: Jingbao Qiu Signed-off-by: Alexander Sverdlin Reviewed-by: Krzysztof Kozlowski Reviewed-by: Inochi Amaoto --- Changelog: v14: - no changes v13: - Moved bindings from MFD into SOC subsystem v12: - maintainer Jingbao Qiu -> sophgo@lists.linux.= dev - dropped Reviewed-by: Krzysztof Kozlowski - link to TRM - mentioned 8051 core in the description - binding is now MFD, not RTC - added "syscon" compatible - added "interrupt-names", "clock-names" (because of added PM/remoteproc) - main compatible "sophgo,cv1800-rtc" -> "sophgo,cv1800b-rtc" .../soc/sophgo/sophgo,cv1800b-rtc.yaml | 86 +++++++++++++++++++ 1 file changed, 86 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/sophgo/sophgo,cv1= 800b-rtc.yaml diff --git a/Documentation/devicetree/bindings/soc/sophgo/sophgo,cv1800b-rt= c.yaml b/Documentation/devicetree/bindings/soc/sophgo/sophgo,cv1800b-rtc.ya= ml new file mode 100644 index 000000000000..5cf186c396c9 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/sophgo/sophgo,cv1800b-rtc.yaml @@ -0,0 +1,86 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sophgo/sophgo,cv1800b-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Real Time Clock of the Sophgo CV1800 SoC + +description: + The RTC (Real Time Clock) is an independently powered module in the chip= . It + contains a 32KHz oscillator and a Power-On-Reset (POR) sub-module, which= can + be used for time display and scheduled alarm produce. In addition, the + hardware state machine provides triggering and timing control for chip + power-on, power-off and reset. + + Furthermore, the 8051 subsystem is located within RTCSYS and is independ= ently + powered. System software can use the 8051 to manage wake conditions and = wake + the system while the system is asleep, and communicate with external dev= ices + through peripheral controllers. + + Technical Reference Manual available at + https://github.com/sophgo/sophgo-doc/tree/main/SG200X/TRM + +maintainers: + - sophgo@lists.linux.dev + +allOf: + - $ref: /schemas/rtc/rtc.yaml# + +properties: + compatible: + items: + - const: sophgo,cv1800b-rtc + - const: syscon + + reg: + maxItems: 1 + + interrupts: + items: + - description: RTC Alarm + - description: RTC Longpress + - description: VBAT DET + + interrupt-names: + items: + - const: alarm + - const: longpress + - const: vbat + + clocks: + items: + - description: RTC clock source + - description: DW8051 MCU clock source + + clock-names: + items: + - const: rtc + - const: mcu + +required: + - compatible + - reg + - interrupts + - interrupt-names + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + + rtc@5025000 { + compatible =3D "sophgo,cv1800b-rtc", "syscon"; + reg =3D <0x5025000 0x2000>; + interrupts =3D <17 IRQ_TYPE_LEVEL_HIGH>, + <18 IRQ_TYPE_LEVEL_HIGH>, + <19 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "alarm", "longpress", "vbat"; + clocks =3D <&clk CLK_RTC_25M>, + <&clk CLK_SRC_RTC_SYS_0>; + clock-names =3D "rtc", "mcu"; + }; --=20 2.48.1 From nobody Wed Dec 17 17:25:57 2025 Received: from mail-ed1-f49.google.com (mail-ed1-f49.google.com [209.85.208.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0DF741A23AD; Sat, 15 Mar 2025 22:49:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742078970; cv=none; b=NdfCA56QYgGJCReDfHA0vGK6orSDhYce6gVm0hRRFEzxqYUhZMp/KCEkK43NFB6l5Klhs5OFMPMbpr4i/70t3lTR1wHfKSgDo/C9pQy/ehXazNE4F92Tdij1Do/lTXv8TAo6dsLhe1jCoH1IEIO4SgdhXhVYZ0Vq4UQnR4K83io= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742078970; c=relaxed/simple; bh=U8t57nZLwFK6PPGjQ8PzzY+8JraTkbKjs1mBleewIVI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=b2Mblx60JPhjIbHoaCoWv7HEDkXPlKr19VbbpnOzkwJ06Y8CWvwJCJZwYohyYCHZJVvxxEDKvryj2psfuhC0I0d5FpZcW4g1nePMDXuWAd9TZplsST6cgeC3f3QuhlTm+WQbv240I9bRFvEG5aXyQfB51IIDxQ9bNrKFjBYO1qI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ej6dHtno; arc=none smtp.client-ip=209.85.208.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ej6dHtno" Received: by mail-ed1-f49.google.com with SMTP id 4fb4d7f45d1cf-5e6f4b3ebe5so5694427a12.0; Sat, 15 Mar 2025 15:49:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742078967; x=1742683767; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Nug7jayKl8l2iBeYI/mQ4BwgeetvmfA+QYLNvW8wCpc=; b=ej6dHtno90o481FHAbKtZxteN4qhMPLw2o3ibMVUfujCiWKu5L5ToNEASdKnDQfglO kTI82vYl1iRUXvFCoQsMaXba0JzEsNgPH+rErZo2bYwLbSOJ5tmw6y4vroZNakzCgokL Pq1YIyU+b3DjucngKtaqtlQ/KxKJeH4d996sHkQ5adD89GqhgJh3xWGdOWYE6j/MkdKp ROptBK2oZKJs1Hj13YakfD3OxQghCY3K5i0VYyAhUIf3VKQWRXrSfRXNbdINw+XKdAuH ejGnv39WWe8NviFqKDdaE16fXdQO/mTNx7adTkOhqH+2EyPwoEcI8jKcl9BZdLCnW0HL HaAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742078967; x=1742683767; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Nug7jayKl8l2iBeYI/mQ4BwgeetvmfA+QYLNvW8wCpc=; b=pYPQQk92oH+RhGUPMl+wREN/b5aZE4dx4oGyMXM49JIxWjjx1uFHKiDtOGv4zmPZaf YYrOGp051a+Z6gl8qfzLNxj4mKt6ChcsRKDYIxopXGcfJxSC5SWAdi3B6ziw5l8NjE8G mm1fI2ypNorC5te8zYZIFPXBc0IWs8GU+uzQdDiVAKGpoU375MB4o9hRtEiZT610dKuN uxX+RD9FuOVxM/573LuLqLNZiLy4ExPEBSZehQTfWik/TKMDmG3Xhy7cy9dCZurJHbg+ k0mgVy4Mg6WPezETHN+4kOGQhZ2ZMWkS/hANMHiHwJwzdDUpMUVvgQOB6Of9EA1hKXUU 484A== X-Forwarded-Encrypted: i=1; AJvYcCU3J2tf0oyvpaGPkeaKGQge9vPy3qb/Hf2O/L/sPfl9wNBpQLqRc3UMIBQKkT8GbW6Thmf+XqK2Q9JZ@vger.kernel.org, AJvYcCUjD8Jb2i+Z6dJj04u4p22bCT9Zjaptonh84aqzKxVdNGrSvEy9seVlM8CG/3lkOaKA5IhnnFaEKgTR62de@vger.kernel.org, AJvYcCWzBxiSQRq+SVVQLBhcDCbfurcWkQr/9eT9YTxK4CyN8fXpFMJ4lwv/G/W2cH8Ap4r0I1iNqlnP5c3I@vger.kernel.org X-Gm-Message-State: AOJu0YzMzttX1AY5PbK3SnzSWZqPK2Or10k+m0XFZ2NtdJelPXW3CnH6 5rXsT2cmSHpq8KCotYtknp5b8J2IVNPA2YQcsodL2lQ0groyOEmK X-Gm-Gg: ASbGncvzGk1px6sjaEry/u6wjNgdkPl1bVsKqqfFd1tOZJt3NaKrEgcfC3r1Sc8Oytw 0FUcqYTayJ5sgpWmBJitnAIRA8q9hpCxld4/WIkFurCvamVSTXJMEHY92ehmgnSgq5vI67b9lLn r1qsDKnXD6BzckNGxI6dO/X4VyYpAQg0Agh4s7S+ohZu8kpFshGj1W9gdnl7v9BtZGNHqWDDwEZ YU5nMh4WMGcBU0XAKhPUDJh3ZXfa4y6gscWj9Z2LhFaGNZKWqIin6jrZgsQFLOW14nUOV2r6wsJ Ii2jcDNLYKLymvsj7e/Ob8Ioz8osCeV4rzrX2NXkr1nJuxOY3TewrvXw5w== X-Google-Smtp-Source: AGHT+IG2H7DhKVvR7WttZfYnmI/NT3GgvADoWlUJyxvS3Zc8Lbo8pm2sWfgDnCAhYjqx6VsSEhNLzw== X-Received: by 2002:a05:6402:5251:b0:5e0:9390:f0d2 with SMTP id 4fb4d7f45d1cf-5e8a0228606mr7374898a12.20.1742078967312; Sat, 15 Mar 2025 15:49:27 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5e8169b160dsm3775586a12.41.2025.03.15.15.49.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Mar 2025 15:49:27 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, devicetree@vger.kernel.org, linux-rtc@vger.kernel.org Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Alexandre Belloni , Jingbao Qiu , Arnd Bergmann , Yangyu Chen , linux-kernel@vger.kernel.org Subject: [PATCH v14 2/3] soc: sophgo: cv1800: rtcsys: New driver (handling RTC only) Date: Sat, 15 Mar 2025 23:49:13 +0100 Message-ID: <20250315224921.3627852-3-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250315224921.3627852-1-alexander.sverdlin@gmail.com> References: <20250315224921.3627852-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add driver for Sophgo CV1800 series SoC RTC subsystem. The RTC module comprises a 32kHz oscillator, Power-on-Reset (PoR) sub-module, HW state machine to control chip power-on, power-off and reset. Furthermore, the 8051 subsystem is located within RTCSYS including associated SRAM block. This patch only populates RTC sub-device. Signed-off-by: Alexander Sverdlin Reviewed-by: Inochi Amaoto --- Changelog: v14: - Dropped MAINTAINERS F: entry in favour of the existing N: entry - mfd_cell name "cv1800-rtc" -> "cv1800b-rtc" - Removed Cvitek brand from Kconfig - Not built by default if COMPILE_TEST v13: - Moved the driver from MFD into SOC subsystem - Dropped unused "cv1800_rtcsys_rtc_subdev" v12: - new patch drivers/soc/Kconfig | 1 + drivers/soc/Makefile | 1 + drivers/soc/sophgo/Kconfig | 23 ++++++++++++ drivers/soc/sophgo/Makefile | 3 ++ drivers/soc/sophgo/cv1800-rtcsys.c | 63 ++++++++++++++++++++++++++++++ 6 files changed, 93 insertions(+) create mode 100644 drivers/soc/sophgo/Kconfig create mode 100644 drivers/soc/sophgo/Makefile create mode 100644 drivers/soc/sophgo/cv1800-rtcsys.c diff --git a/drivers/soc/Kconfig b/drivers/soc/Kconfig index 6a8daeb8c4b9..11e2383c0654 100644 --- a/drivers/soc/Kconfig +++ b/drivers/soc/Kconfig @@ -23,6 +23,7 @@ source "drivers/soc/qcom/Kconfig" source "drivers/soc/renesas/Kconfig" source "drivers/soc/rockchip/Kconfig" source "drivers/soc/samsung/Kconfig" +source "drivers/soc/sophgo/Kconfig" source "drivers/soc/sunxi/Kconfig" source "drivers/soc/tegra/Kconfig" source "drivers/soc/ti/Kconfig" diff --git a/drivers/soc/Makefile b/drivers/soc/Makefile index 2037a8695cb2..0381a0abdec8 100644 --- a/drivers/soc/Makefile +++ b/drivers/soc/Makefile @@ -29,6 +29,7 @@ obj-y +=3D qcom/ obj-y +=3D renesas/ obj-y +=3D rockchip/ obj-$(CONFIG_SOC_SAMSUNG) +=3D samsung/ +obj-y +=3D sophgo/ obj-y +=3D sunxi/ obj-$(CONFIG_ARCH_TEGRA) +=3D tegra/ obj-y +=3D ti/ diff --git a/drivers/soc/sophgo/Kconfig b/drivers/soc/sophgo/Kconfig new file mode 100644 index 000000000000..e50666e423a9 --- /dev/null +++ b/drivers/soc/sophgo/Kconfig @@ -0,0 +1,23 @@ +# SPDX-License-Identifier: GPL-2.0-only +# +# Sophgo SoC drivers +# + +if ARCH_SOPHGO || COMPILE_TEST +menu "Sophgo SoC drivers" + +config SOPHGO_CV1800_RTCSYS + tristate "Sophgo CV1800 RTC MFD" + select MFD_CORE + help + If you say yes here you get support the RTC MFD driver for Sophgo + CV1800 series SoC. The RTC module comprises a 32kHz oscillator, + Power-on-Reset (PoR) sub-module, HW state machine to control chip + power-on, power-off and reset. Furthermore, the 8051 subsystem is + located within RTCSYS including associated SRAM block. + + This driver can also be built as a module. If so, the module will be + called cv1800-rtcsys. + +endmenu +endif diff --git a/drivers/soc/sophgo/Makefile b/drivers/soc/sophgo/Makefile new file mode 100644 index 000000000000..8f22b4e79311 --- /dev/null +++ b/drivers/soc/sophgo/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0 + +obj-$(CONFIG_SOPHGO_CV1800_RTCSYS) +=3D cv1800-rtcsys.o diff --git a/drivers/soc/sophgo/cv1800-rtcsys.c b/drivers/soc/sophgo/cv1800= -rtcsys.c new file mode 100644 index 000000000000..cb271f02afcc --- /dev/null +++ b/drivers/soc/sophgo/cv1800-rtcsys.c @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Driver for Sophgo CV1800 series SoC RTC subsystem + * + * The RTC module comprises a 32kHz oscillator, Power-on-Reset (PoR) sub-m= odule, + * HW state machine to control chip power-on, power-off and reset. Further= more, + * the 8051 subsystem is located within RTCSYS including associated SRAM b= lock. + * + * Copyright (C) 2025 Alexander Sverdlin + * + */ + +#include +#include +#include +#include + +static struct resource cv1800_rtcsys_irq_resources[] =3D { + DEFINE_RES_IRQ_NAMED(0, "alarm"), +}; + +static const struct mfd_cell cv1800_rtcsys_subdev[] =3D { + { + .name =3D "cv1800b-rtc", + .num_resources =3D 1, + .resources =3D &cv1800_rtcsys_irq_resources[0], + }, +}; + +static int cv1800_rtcsys_probe(struct platform_device *pdev) +{ + int irq; + + irq =3D platform_get_irq_byname(pdev, "alarm"); + if (irq < 0) + return irq; + cv1800_rtcsys_irq_resources[0].start =3D irq; + cv1800_rtcsys_irq_resources[0].end =3D irq; + + return devm_mfd_add_devices(&pdev->dev, PLATFORM_DEVID_AUTO, + cv1800_rtcsys_subdev, + ARRAY_SIZE(cv1800_rtcsys_subdev), + NULL, 0, NULL); +} + +static const struct of_device_id cv1800_rtcsys_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-rtc" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, cv1800_rtcsys_of_match); + +static struct platform_driver cv1800_rtcsys_mfd =3D { + .probe =3D cv1800_rtcsys_probe, + .driver =3D { + .name =3D "cv1800_rtcsys", + .of_match_table =3D cv1800_rtcsys_of_match, + }, +}; +module_platform_driver(cv1800_rtcsys_mfd); + +MODULE_AUTHOR("Alexander Sverdlin "); +MODULE_DESCRIPTION("Sophgo CV1800 series SoC RTC subsystem driver"); +MODULE_LICENSE("GPL"); --=20 2.48.1 From nobody Wed Dec 17 17:25:57 2025 Received: from mail-ed1-f53.google.com (mail-ed1-f53.google.com [209.85.208.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8972718DB14; Sat, 15 Mar 2025 22:49:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742078972; cv=none; b=k0Uveo9FjbpWl6lOfN5WfCkKlej8xRYnVUkRvzxoiVNGnBfGTE/WgjBoJNBweSWrKY8cWYdBmxo0FBQ1Baz69jYmopQbB1jJo6gU3c2tl68fb+ubTayoavGZPuJF/QkKvvoNk9TQTB8762fMQ+HKGC5bTXYTFloJs2R4EsB+zjY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742078972; c=relaxed/simple; bh=oS+A21CqpbHi83qqju0Ckxo3lDxx7aiZasMCS2B1M1Y=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dIqxVqjgU7WRLnEtHdKi8Nu7beCbpa4nN5o3uO1GZ2oq7rvixQ7OShpQIJKMHnBvr/rvw5y06fqr9a9ScTIa1AunbZYyNiqa0Kf8ag2jv5eD0son9B4kcl4gv6SFSw2wj2pWU1fYDINL9aDEa7jIvndrvtTsay6rSjAs45ss7Pk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=J0n6oDkX; arc=none smtp.client-ip=209.85.208.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="J0n6oDkX" Received: by mail-ed1-f53.google.com with SMTP id 4fb4d7f45d1cf-5e66407963fso5612583a12.2; Sat, 15 Mar 2025 15:49:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742078969; x=1742683769; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8UcVAwRAcemdwpCRZ82WPfa0AEl99sHRDg4LltkoHRQ=; b=J0n6oDkXhxXRBZVKiskY2vIlTNBB5UtfJbPETOuC8aFsvU0FoXxGnOB0j8LBNuHbYX HLE/gnhJzhDxXN6DjCQVxNSyxBEhxTJq5BwyUfiK9hD2GpVlGvSqdVdtcbySD5Yn8PIq vi6FpVtJfHtKL0GANu9RfJd2z7rkW60v/Ou11lp4xAjOAckVdzBJms0LdgH/yF8fmghX SqY36rICwseN/IHms9ijlX9kzR3KSsyb2zBdqTJpr2QBvPRSxhlkkFsvkFUleAEwkJZt 9td1LATTJo6Vyy6exHeK6ClKuBNnu9nu8LjbSoJM7HvsOPnUFIb9RqWgxoEbdonc9AbB AU1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742078969; x=1742683769; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8UcVAwRAcemdwpCRZ82WPfa0AEl99sHRDg4LltkoHRQ=; b=qhkVajarZz14CE4U4JjTgxSYF+WMlTmMyCQv/tVePJIpfmShNec8QjCJtjz0iodEgd 2aBHtrHOMTeQVMve9FeO1ubrAwLC2HsvJPE/ksvy9KQCrD4HlyeGO17r9tiHYriMT40H tjemf5XJMqZnPLkToKoRt3B3uuPzjdXlyTnxZ3XDF2nVhxyNdxN1aTHLjmdZ572VVXOt EZKWYOuMcH2ornLj66jQwo8C4sUEfS+9XSAH48kpg/jB164inOLKsljtLVm5LeYXzR0u ONlCJC8FOS2LEjxmvh1wxPFGxb9S09fs9B757fp+uP1+wiPMRBd7+rn8oGxy/mArjtHp POlQ== X-Forwarded-Encrypted: i=1; AJvYcCVUSJ1bMJFMMeQJvqyJh2F+ZvCDJpK7K+tkDKww1Vm0M45HMLLGduraNpIGTSUWd0GrupzrXkrGDtNDAtaO@vger.kernel.org, AJvYcCVtyncC0yKpPhdohIkt+hKrt2tPiJZFQG29kDMnU3ryQ1b1/ePW/Rf4MiN+w90x5xuJ6hirAE+V+mne@vger.kernel.org, AJvYcCWg/I4t7OE7Z/S+tnL/iTlJxnoOD98DdZAk6igsfaMz0BR9TgyWcX4p4KhWXSipkrRBj5fH6/DoHRTw@vger.kernel.org X-Gm-Message-State: AOJu0Yyu6LS3/36I0nu1BvxBtglwNP/nS9YVWdYIZyMPJzSLRNg0eE7o 6MTSD87zR7s/hutHsyK6LhcC9O5iqAbOZfXzt2rBR9diLavr7YJ0 X-Gm-Gg: ASbGncvnfbuAAKWbO41GypF1b0iTReIZkecYVCpTlJ3Lqu2WdHtkVOhFbT/rnzf9wcf Q/0W4NBDr+KvwgnlhaLOY4SNvczG7I+IPwqYtX5sI6r+ZLZavnEM97ry7w6fQHIOoSOY9gIYzm1 N4Gbmg3rmHwM9hf3B8aTqA2UZOJWMCxs6L9yLhDeb9uq3KNvXKWpF9Oxl2FLNSMKThuX4MIFPjb ytIUmynMlujFkoWFRnTEK4Pa2PHOIU+lMjbm+pRuJGrAp+sq4FtAc/db3vTcbZrQpRaVihQPtkE jDlNTPN0ILJcOYc94ja6KJiE5EcsUexJzct5aB9YABWeZfhKkwfvd97VC1xtMNzz+I7L X-Google-Smtp-Source: AGHT+IFwu2TqlG66JtANrHgr/I2uxuT26/JvpzerAr0zsgeG9FQmxu+kAXLZsWKb2WwSzayRxoPW/Q== X-Received: by 2002:a05:6402:1d4b:b0:5e0:9254:c10e with SMTP id 4fb4d7f45d1cf-5e89f1547f1mr8407803a12.11.1742078968485; Sat, 15 Mar 2025 15:49:28 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5e8169b160dsm3775586a12.41.2025.03.15.15.49.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Mar 2025 15:49:28 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, devicetree@vger.kernel.org, linux-rtc@vger.kernel.org Cc: Jingbao Qiu , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Alexandre Belloni , Arnd Bergmann , Yangyu Chen , linux-kernel@vger.kernel.org, Alexander Sverdlin Subject: [PATCH v14 3/3] rtc: sophgo: add rtc support for Sophgo CV1800 SoC Date: Sat, 15 Mar 2025 23:49:14 +0100 Message-ID: <20250315224921.3627852-4-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250315224921.3627852-1-alexander.sverdlin@gmail.com> References: <20250315224921.3627852-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Jingbao Qiu Implement the RTC driver for CV1800, which able to provide time alarm. Signed-off-by: Jingbao Qiu Signed-off-by: Alexander Sverdlin --- Changelog: v14: - platform device name "cv1800-rtc" -> "cv1800b-rtc" v13: - Change in the Kconfig dependency caused by the move of the previous patch from MFD into SOC v12: - added MAINTAINERS entry - depends on cv1800-rtcsys MFD driver - use syscon for regmap - get named clock from parent MFD - corresponding platform device is expected to be instantiated by MFD stub Changes since v10: - only start RTC on set_time; Changes since v9: - further simplified bitmask macros; - unconditional RTC start (rtc_enable_sec_counter()), otherwise didn't start on SG2000; - dropped ANA_CALIB modification (has been forgotten in v8 with the drop of SW calibration to switch to HW calibration); - successfully tested on SG2000; MAINTAINERS | 1 + drivers/rtc/Kconfig | 12 +++ drivers/rtc/Makefile | 1 + drivers/rtc/rtc-cv1800.c | 218 +++++++++++++++++++++++++++++++++++++++ 4 files changed, 232 insertions(+) create mode 100644 drivers/rtc/rtc-cv1800.c diff --git a/MAINTAINERS b/MAINTAINERS index ac15e448fffb..be8fee50a49c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -22354,6 +22354,7 @@ L: sophgo@lists.linux.dev W: https://github.com/sophgo/linux/wiki T: git https://github.com/sophgo/linux.git S: Maintained +F: drivers/rtc/rtc-cv1800.c N: sophgo K: sophgo =20 diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index 0bbbf778ecfa..46593103db11 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -1395,6 +1395,18 @@ config RTC_DRV_ASM9260 This driver can also be built as a module. If so, the module will be called rtc-asm9260. =20 +config RTC_DRV_CV1800 + tristate "Sophgo CV1800 RTC" + depends on SOPHGO_CV1800_RTCSYS || COMPILE_TEST + select MFD_SYSCON + select REGMAP + help + If you say yes here you get support the RTC driver for Sophgo CV1800 + series SoC. + + This driver can also be built as a module. If so, the module will be + called rtc-cv1800. + config RTC_DRV_DIGICOLOR tristate "Conexant Digicolor RTC" depends on ARCH_DIGICOLOR || COMPILE_TEST diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 489b4ab07068..621b30a33dda 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -44,6 +44,7 @@ obj-$(CONFIG_RTC_DRV_CADENCE) +=3D rtc-cadence.o obj-$(CONFIG_RTC_DRV_CMOS) +=3D rtc-cmos.o obj-$(CONFIG_RTC_DRV_CPCAP) +=3D rtc-cpcap.o obj-$(CONFIG_RTC_DRV_CROS_EC) +=3D rtc-cros-ec.o +obj-$(CONFIG_RTC_DRV_CV1800) +=3D rtc-cv1800.o obj-$(CONFIG_RTC_DRV_DA9052) +=3D rtc-da9052.o obj-$(CONFIG_RTC_DRV_DA9055) +=3D rtc-da9055.o obj-$(CONFIG_RTC_DRV_DA9063) +=3D rtc-da9063.o diff --git a/drivers/rtc/rtc-cv1800.c b/drivers/rtc/rtc-cv1800.c new file mode 100644 index 000000000000..18bc542bbdb8 --- /dev/null +++ b/drivers/rtc/rtc-cv1800.c @@ -0,0 +1,218 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * rtc-cv1800.c: RTC driver for Sophgo cv1800 RTC + * + * Author: Jingbao Qiu + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define SEC_PULSE_GEN 0x1004 +#define ALARM_TIME 0x1008 +#define ALARM_ENABLE 0x100C +#define SET_SEC_CNTR_VAL 0x1010 +#define SET_SEC_CNTR_TRIG 0x1014 +#define SEC_CNTR_VAL 0x1018 + +/* + * When in VDDBKUP domain, this MACRO register + * does not power down + */ +#define MACRO_RO_T 0x14A8 +#define MACRO_RG_SET_T 0x1498 + +#define ALARM_ENABLE_MASK BIT(0) +#define SEL_SEC_PULSE BIT(31) + +struct cv1800_rtc_priv { + struct rtc_device *rtc_dev; + struct regmap *rtc_map; + struct clk *clk; + int irq; +}; + +static bool cv1800_rtc_enabled(struct device *dev) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + u32 reg; + + regmap_read(info->rtc_map, SEC_PULSE_GEN, ®); + + return (reg & SEL_SEC_PULSE) =3D=3D 0; +} + +static void cv1800_rtc_enable(struct device *dev) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + + /* Sec pulse generated internally */ + regmap_update_bits(info->rtc_map, SEC_PULSE_GEN, SEL_SEC_PULSE, 0); +} + +static int cv1800_rtc_alarm_irq_enable(struct device *dev, unsigned int en= abled) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + + regmap_write(info->rtc_map, ALARM_ENABLE, enabled); + + return 0; +} + +static int cv1800_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alr= m) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + unsigned long alarm_time; + + alarm_time =3D rtc_tm_to_time64(&alrm->time); + + cv1800_rtc_alarm_irq_enable(dev, 0); + + regmap_write(info->rtc_map, ALARM_TIME, alarm_time); + + cv1800_rtc_alarm_irq_enable(dev, alrm->enabled); + + return 0; +} + +static int cv1800_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *al= arm) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + u32 enabled; + u32 time; + + if (!cv1800_rtc_enabled(dev)) { + alarm->enabled =3D 0; + return 0; + } + + regmap_read(info->rtc_map, ALARM_ENABLE, &enabled); + + alarm->enabled =3D enabled & ALARM_ENABLE_MASK; + + regmap_read(info->rtc_map, ALARM_TIME, &time); + + rtc_time64_to_tm(time, &alarm->time); + + return 0; +} + +static int cv1800_rtc_read_time(struct device *dev, struct rtc_time *tm) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + u32 sec; + + if (!cv1800_rtc_enabled(dev)) + return -EINVAL; + + regmap_read(info->rtc_map, SEC_CNTR_VAL, &sec); + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int cv1800_rtc_set_time(struct device *dev, struct rtc_time *tm) +{ + struct cv1800_rtc_priv *info =3D dev_get_drvdata(dev); + unsigned long sec; + + sec =3D rtc_tm_to_time64(tm); + + regmap_write(info->rtc_map, SET_SEC_CNTR_VAL, sec); + regmap_write(info->rtc_map, SET_SEC_CNTR_TRIG, 1); + + regmap_write(info->rtc_map, MACRO_RG_SET_T, sec); + + cv1800_rtc_enable(dev); + + return 0; +} + +static irqreturn_t cv1800_rtc_irq_handler(int irq, void *dev_id) +{ + struct cv1800_rtc_priv *info =3D dev_id; + + rtc_update_irq(info->rtc_dev, 1, RTC_IRQF | RTC_AF); + + regmap_write(info->rtc_map, ALARM_ENABLE, 0); + + return IRQ_HANDLED; +} + +static const struct rtc_class_ops cv1800_rtc_ops =3D { + .read_time =3D cv1800_rtc_read_time, + .set_time =3D cv1800_rtc_set_time, + .read_alarm =3D cv1800_rtc_read_alarm, + .set_alarm =3D cv1800_rtc_set_alarm, + .alarm_irq_enable =3D cv1800_rtc_alarm_irq_enable, +}; + +static int cv1800_rtc_probe(struct platform_device *pdev) +{ + struct cv1800_rtc_priv *rtc; + int ret; + + rtc =3D devm_kzalloc(&pdev->dev, sizeof(*rtc), GFP_KERNEL); + if (!rtc) + return -ENOMEM; + + rtc->rtc_map =3D device_node_to_regmap(pdev->dev.parent->of_node); + if (IS_ERR(rtc->rtc_map)) + return dev_err_probe(&pdev->dev, PTR_ERR(rtc->rtc_map), + "cannot get parent regmap\n"); + + rtc->irq =3D platform_get_irq(pdev, 0); + if (rtc->irq < 0) + return rtc->irq; + + rtc->clk =3D devm_clk_get_enabled(pdev->dev.parent, "rtc"); + if (IS_ERR(rtc->clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(rtc->clk), + "rtc clk not found\n"); + + platform_set_drvdata(pdev, rtc); + + device_init_wakeup(&pdev->dev, 1); + + rtc->rtc_dev =3D devm_rtc_allocate_device(&pdev->dev); + if (IS_ERR(rtc->rtc_dev)) + return PTR_ERR(rtc->rtc_dev); + + rtc->rtc_dev->ops =3D &cv1800_rtc_ops; + rtc->rtc_dev->range_max =3D U32_MAX; + + ret =3D devm_request_irq(&pdev->dev, rtc->irq, cv1800_rtc_irq_handler, + IRQF_TRIGGER_HIGH, "rtc alarm", rtc); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "cannot register interrupt handler\n"); + + return devm_rtc_register_device(rtc->rtc_dev); +} + +static const struct platform_device_id cv1800_rtc_id[] =3D { + { .name =3D "cv1800b-rtc" }, + { /* sentinel */ }, +}; +MODULE_DEVICE_TABLE(platform, cv1800_rtc_id); + +static struct platform_driver cv1800_rtc_driver =3D { + .driver =3D { + .name =3D "sophgo-cv1800-rtc", + }, + .probe =3D cv1800_rtc_probe, + .id_table =3D cv1800_rtc_id, +}; + +module_platform_driver(cv1800_rtc_driver); +MODULE_AUTHOR("Jingbao Qiu"); +MODULE_DESCRIPTION("Sophgo cv1800 RTC Driver"); +MODULE_LICENSE("GPL"); --=20 2.48.1