From nobody Mon Feb 9 12:26:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2985E13EFE3 for ; Sun, 9 Mar 2025 05:46:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741499181; cv=none; b=EOfkIGW+PJjJaBOuOe7Kyc7poKf5FDfDnHPQv4UPqcgQ0zd05Mwz2JpcCMQYRyl3VqPVMo07u/YzV+BGqS7lzdI/RXkrvFPMHNPHqu0e/L+G1hh3h5MP7EcKPpU5WBMzMNHehFejs9xuhDb59V8GIPd1Y8jjy+G4gtXCgzTePl4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741499181; c=relaxed/simple; bh=6JdyMzO3Asj5w7yUT2KkJzLVL1A/xKSGY1cxjeq4fyQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uvb3ZLD9S7wWOqULaffGHo5FPvdFqonwd40MkeeHX+HMwNsOEAgdXj3jCqGMXzdeivSiRCYv6sh2xnrLviDxSzo6RhrWssOEicyXWvyF6vGejWq263V+y2FXXDX5cwHbK31kOrKrlVOV9vk2vjU2+vNrJHanpClPeQeo9Nt3cHk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=SwSgHKhB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="SwSgHKhB" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5295EaCP007595 for ; Sun, 9 Mar 2025 05:46:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rQFIRDu578o2U4xSBMhmEMESao5IR5GCeI1b9BmxNfc=; b=SwSgHKhBxmllAZ/3 8xUDBFWIrxxp2oC8mrMMIMyfRh/Z8pKiBiG35FKT9T0gWtXowpWNgdmxRYJU6lIi 18nbzLtQkTzVo7ot2aU73wZWp3732EY0RBSEEi09UC8V9lcyqgfXsnyEDelv5Nzn tWGD61Dy+LvWjOKp5RVpUuaiK7qaD7KdjOGdMBZP3a95kLB86bWSVP9PhWhn0Qxb VHPBW47/r7m0ehxe63WtZIWZkwclh/D8IIvMM9L5kjIMVb0J3R/dIwXzMO9da8Nl LfJBEQCuMz1ShKIj7z7gG5bnpmmdEnHWsR9au8IJJIIwyOxmXKIoINJAPNx7JgMx esJXCw== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 458ewk1pas-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sun, 09 Mar 2025 05:46:18 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-2ff798e8c90so4057019a91.1 for ; Sat, 08 Mar 2025 21:46:18 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741499177; x=1742103977; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rQFIRDu578o2U4xSBMhmEMESao5IR5GCeI1b9BmxNfc=; b=jSk0jPZymNKW7vWK4pkGOlcYbO4YiDsMY041tI4Xm59UEYZTpIDdrvg0kQvocKBITV Vhz/OkifAZkxMO1e5y+zzlf/fwLWhEur2zBShYwM25RWmuVtz0K1wx1j7HOCcx7nCVvx NFDRhoVHUW6l+tkd0jWawKLZt9Qjuz8KIdrjjGcBJCGw7Vr9MGWZO9gBD6X7Hf6BcFm9 dEggwOSYuzzz7PsmiFxJwnbBL2ceFVyUEPiWRVBfqC7ReIBXc4d9hvPw4Azw98juJcP2 k6L539kr4zT7IX4/r7tYjBilfSHvIooWbKetLZBHG3TYH383I+p0Xf26gb6MxcFzF7bZ Akug== X-Forwarded-Encrypted: i=1; AJvYcCW2j/aYY4T7+DDXLyG4Dy/f6sujXLVdYn4zBPYcNUJHiY9Hd56o/Tz/CGUMNiC5by48be1IEIgrsI9HEas=@vger.kernel.org X-Gm-Message-State: AOJu0Yy/HMmuRIeY5tW0W4CijRzHywDH/vTQs18+QR+TZCL/VqJNN6y1 hTepg0T62GK8XHpENh3JyUClSmoY9igabEN8ZdbWBXk1rWL9vUIANMoDFlhRZvSLLesZLR+mwnW Rw0ynedlRM7qMQ0KqHnFurgYTZz40/uuXlDPGZcfYZbS/F+quN+9+uYTwo70ow6o= X-Gm-Gg: ASbGncstelsWOjRTUqRIMkFiF2ALEoy/ixUZK6/HpjHRiUTmZ4fgWTgEeOD8KIA9ldg QSGxOC307//3M/63DXyPZ5bO4zm+oC3X0aPihxIbKf90jwZE8t7Q6EVq8Tr5L7jGzlyvKTR2Sgj sXr3aNtbNYbFW+/uBZ86g3viJzBcAn9IAn6vYaodgShu0zPevWU7DhmBcC+Ok3aKn+6ec1qFpza s2XIDfa01NwVZsY+RlepjugGSfvjcxS/YIEBlw9pJwf8c6LVl8OnNc5+lkn5BNqSRbV4qPJ3GIF CJb1PHbWTuTdvRZIEWmhq+aZAF7VpbpxZHCM5B3/gO9JK1NNEmo= X-Received: by 2002:a17:90b:38c8:b0:2f4:434d:c7f0 with SMTP id 98e67ed59e1d1-2ff7ce6f953mr18165051a91.12.1741499177460; Sat, 08 Mar 2025 21:46:17 -0800 (PST) X-Google-Smtp-Source: AGHT+IHpXqA038rP5Ggw9FlFgm2R1a8pt/wT19XpVDrbhWVSi8/6/02dn0OjIxmQlm1MEEX4hHMNXg== X-Received: by 2002:a17:90b:38c8:b0:2f4:434d:c7f0 with SMTP id 98e67ed59e1d1-2ff7ce6f953mr18165010a91.12.1741499177081; Sat, 08 Mar 2025 21:46:17 -0800 (PST) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-224109ddbe7sm54887145ad.32.2025.03.08.21.46.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 08 Mar 2025 21:46:16 -0800 (PST) From: Krishna Chaitanya Chundru Date: Sun, 09 Mar 2025 11:15:24 +0530 Subject: [PATCH v5 2/7] dt-bindings: PCI: qcom,pcie-sc7280: Make elbi register as an optional Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250309-ecam_v4-v5-2-8eff4b59790d@oss.qualcomm.com> References: <20250309-ecam_v4-v5-0-8eff4b59790d@oss.qualcomm.com> In-Reply-To: <20250309-ecam_v4-v5-0-8eff4b59790d@oss.qualcomm.com> To: cros-qcom-dts-watchers@chromium.org, Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Jingoo Han Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, quic_vpernami@quicinc.com, mmareddy@quicinc.com, Krishna Chaitanya Chundru X-Mailer: b4 0.14.1 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741499159; l=2186; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=6JdyMzO3Asj5w7yUT2KkJzLVL1A/xKSGY1cxjeq4fyQ=; b=wz1RB9CXvA8FGeEILDGOtYlFi4p2TQya48Fiatx6S46kOpMoDY1ohGf+sdniCzvoZ2ws8OA/k hSP+7NLXgblDQqH1P4Qrrnfs+nYUCwlZ/IZcFXRdsO5ve/HfIVR5Zim X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Authority-Analysis: v=2.4 cv=Tr8chCXh c=1 sm=1 tr=0 ts=67cd2b2a cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Vs1iUdzkB0EA:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=0GabsJuRgD0JYX3L1DcA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: Crm7A-qo3Pk-7Jfc5Jas3ZyLmhxbq86B X-Proofpoint-ORIG-GUID: Crm7A-qo3Pk-7Jfc5Jas3ZyLmhxbq86B X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-09_02,2025-03-07_03,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 priorityscore=1501 mlxlogscore=912 spamscore=0 lowpriorityscore=0 mlxscore=0 clxscore=1015 phishscore=0 malwarescore=0 impostorscore=0 bulkscore=0 adultscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502100000 definitions=main-2503090043 ELBI regitsers are optional registers and not been using in this platform. Having this register as required is not allowing to enable ECAM feature of the PCIe cleanly. ECAM feature needs to do single remap of entire 256MB which includes DBI and ELBI. Having optional ELBI registers in the devicetree and binding is causing resorce conflicts when enabling ECAM feature. So, make ELBI registers as optional one. Suggested-by: Manivannan Sadhasivam Signed-off-by: Krishna Chaitanya Chundru --- Documentation/devicetree/bindings/pci/qcom,pcie-sc7280.yaml | 9 ++++----- 1 file changed, 4 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-sc7280.yaml b/= Documentation/devicetree/bindings/pci/qcom,pcie-sc7280.yaml index 76cb9fbfd476..326059a59b61 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-sc7280.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-sc7280.yaml @@ -19,17 +19,17 @@ properties: const: qcom,pcie-sc7280 =20 reg: - minItems: 5 + minItems: 4 maxItems: 6 =20 reg-names: - minItems: 5 + minItems: 4 items: - const: parf # Qualcomm specific registers - const: dbi # DesignWare PCIe registers - - const: elbi # External local bus interface registers - const: atu # ATU address space - const: config # PCIe configuration space + - const: elbi # External local bus interface registers - const: mhi # MHI registers =20 clocks: @@ -94,10 +94,9 @@ examples: compatible =3D "qcom,pcie-sc7280"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, - <0 0x40000f20 0 0xa8>, <0 0x40001000 0 0x1000>, <0 0x40100000 0 0x100000>; - reg-names =3D "parf", "dbi", "elbi", "atu", "config"; + reg-names =3D "parf", "dbi", "atu", "config"; ranges =3D <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100= 000>, <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00= 000>; =20 --=20 2.34.1