From nobody Mon Feb 9 10:21:57 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15B7126E638 for ; Thu, 27 Feb 2025 16:04:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740672283; cv=none; b=oIR00rZefr4CnaMOJtzKsniNH02mNRXduG0+49Mp1j4Q0uQMpd8uf3s06AQHQ2yDJ/zNdC8gF1viMg/s3u/BMHsQauNngQKj0I7BzpdBFuUEV0rppheLUAhTCZyWJIKtVKCG1QxV0N/avqlw1JxYnOZ9uSNBLKGfD+1426hBtKM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740672283; c=relaxed/simple; bh=5crfA43Wc1eshy40EYAu5JOOOnUyb0U245+kFC1E5l0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nnj/7bvWz9MiosHJirtbt44vb+I9S252mFKc+Xt5mLKZu4ZfzxIJtDTxxII9gywyMCXuJrPB2bU+7rROCarMN0aqeRhpd+hEBshW1J4vTnet+WNDAl8THY0KkKLUBltcPUEHGAbgvJwioJ97UoB8So96eVG3bid9QXQrns1Gpwc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=B+h+rKBr; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="B+h+rKBr" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4398e3dfc66so10616205e9.0 for ; Thu, 27 Feb 2025 08:04:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740672279; x=1741277079; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ooJ/hYw0wA6kIng2NE6ZvceF9VdgEvsQvsmSqmonZcA=; b=B+h+rKBrA7hobOUOJ0ntt8Fqh2BgwHB6fh2E7p2O+jVWXduirLW7R9q4gVUkP7mBD5 eGNh2rKjfjVb335sjO+Gfjw5QLuCvqfR8Gzn1wa21VLgA7OnluuMPgxihp7iYF1+tiJl jvx9zHshm0D6IwM+T7MKZTQhI/Za2gOc4//kAF/hxNE8T0xupBJOBXFqDoIaAnB1Jc7M yg36I2B4UyKUM4v0s/4E0iIz4lZPrw6WWJlkO2n7u1cAwM+w6nwg63whdkQH3tVMMOol OoRhQNPtnJVa8XcoBgO85Xfpk+YUInPUtEUuxEkVRnQYr8zYm20cEd9N3aSy4AgFlww8 lqaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740672279; x=1741277079; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ooJ/hYw0wA6kIng2NE6ZvceF9VdgEvsQvsmSqmonZcA=; b=hwjgVMSlZKCj4HZ5xEBmiEIO+5bXR+Ra8w4a2tPtSyIkgOli0MxQabs0du6OfkGp2p SAThB1s8aA2bMnHUzvHn1ZH7ZNOICLBhETWyIZHKAoy/bDWfmoSxsJFZCDfm29XifI9l 8iuXKHAjpr+Xk8/AZFXUnMXf1zAskHdo7x/Sqbk5jcPTZbs+EUIhPdhfdYDIyLi54vy2 ajGvQZFkn0hPreTD058swRHOnhhQqmIbctaK3cd1sKxropesSGl50de6vYnd9YV/INDb 77SILlqFtZBlK+OIZwu0Nt963a0I+REHQ/Ieu+lQrIK80QaXmiMHlp7uTia52qgkVmlM RGPw== X-Forwarded-Encrypted: i=1; AJvYcCWDNprZ7VUksLCczhmhBacEAJYvscxnu829q8wfOM3u8MnOqPs2ulsGYaPhHq7ve2cRTF4k/QxzR5Tmkx4=@vger.kernel.org X-Gm-Message-State: AOJu0YyKFOuQK6U997HEadLCVVFoGiSJPEe1Irvc38c/+QY4aPFilSvb hREOqH530XgBS5u8wv33U6P5UzAkEiXArHuB3eo3uZff8ZCI7L4D5D46enjrl7fRC1ofBk5TFAm J X-Gm-Gg: ASbGncuJ8qWclqoi1P1VO2VlEHqEPpr42HvFB/UpQrmpxFgxmdUMW05FqzFajSaZv+2 9BWNzCAJp5nykJ4zIQnyAhCgiVnZen8TJsmXQ1nlzUgmbzwutAGhbaR6uEH3RBbeQgVH9zNXJc6 8iAOr4XTADv1dwleZNVxFOytj/AZL8CUeGnqwj+MQ+gQ2FC9iY1saG71PnzwEf2GbhSo26ULj6n w5WghKP/ocRcUhUjaMIVIKFonRAVnKiPtvRjpoJEQvSUqfnpy0pZaC5r33o8n3k9GH9m8P36k1U 4BaH9rLG5i8S9Ertg9LJ4j6YFWHvXZ534iCxeJe1KofdCJQ= X-Google-Smtp-Source: AGHT+IH8doeNIsGIgaprszLsrMy6PYYlH+q9gCqBBM6/GXlFjz+BmBNHDR2riaZQFUTqN2YaKlHIbw== X-Received: by 2002:a05:600c:19d4:b0:439:34dd:c3cc with SMTP id 5b1f17b1804b1-43ab90169c6mr63727665e9.22.1740672272193; Thu, 27 Feb 2025 08:04:32 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43aba5393e5sm58811225e9.20.2025.02.27.08.04.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 08:04:31 -0800 (PST) From: Neil Armstrong Date: Thu, 27 Feb 2025 17:04:28 +0100 Subject: [PATCH v3 1/3] arm64: dts: qcom: sm8650: fix PMU interrupt flag Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-topic-sm8650-pmu-ppi-partition-v3-1-0f6feeefe50f@linaro.org> References: <20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org> In-Reply-To: <20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1373; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=5crfA43Wc1eshy40EYAu5JOOOnUyb0U245+kFC1E5l0=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnwI0NL3w2Sov2sZjc6MlbPHSm2hC+bhw4CDpnoVdx 9/maLN6JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ8CNDQAKCRB33NvayMhJ0e8cEA CI0B3gu/m+jloy4MMcR/JYiGbo4z3fVTEh6VklmJUcGisIp2AURsAAGEdoIret1qw2wHQ8Mdw1zEpN esjnZhDvcY72cu2GpHM2iWJdLTIu7iqUZBlaDgqC4OvtA6KNUUJOZXkMbwek0/ZG36QTfqi+LKtZ4a 0opiDY7wdToRZCjLLS9+x6bRbJCSb6bSuWPcV490jmnyIHr4/HG2mg0wAfWk0l5XRsYgfUhNkUXEc1 qhDVDBof/aLu8LUcXlWOSBjYnD4XlmYeC1umSCxX/OCR6kH+0hId8YYpXSqPA61HHvM/MH2vUJXIyB DXRh7os6mcMlBM/I8iz0tKi3lNIUbSWl98DGb7Jc6ZkD7Llv4x8Mv1yWt7BxrgbG2OpJ0vRrqOPZDk IvlwrNjybmclhwXxQGYDkYDZLSJjbjxDscnDZl9GZL61qEF7KYtqVhZh8QB972WcGxpgIivnCwMi96 ZlhaibpMy6ehEqlXsLWSYNBBOZDB0r7TDjao5ixIkXwcYDaxlvdQFcQWVvye0PDS397FXZH25joPv3 FyE9UbpBoGIA+sxrYt4Wm21CIKg/xmDbQ/SccHq2mgfR36F8nEdzJR6f8jZTSznJnBxTpqP9GABzat 9eiYNYG8ROeAD1GQemARnVLtOqGwA9EnqEKetlF3Vs76GWs2eKQwDX0UpazQ== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The ARM PMU interrupt is sometimes defined as IRQ_TYPE_LEVEL_LOW, or IRQ_TYPE_LEVEL_HIGH, but downstream and recent platforms used the IRQ_TYPE_LEVEL_HIGH flag so align the SM8650 definition to have a functional PMU working. Fixes: c8a346e408cb ("arm64: dts: qcom: Split PMU nodes for heterogeneous C= PUs") Fixes: d2350377997f ("arm64: dts: qcom: add initial SM8650 dtsi") Signed-off-by: Neil Armstrong Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index de960bcaf3ccf6e2be47bf63a02effbfb75241bf..895f70cf6f57a84dda38604789d= 5ad6d80471944 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -1417,17 +1417,17 @@ opp-3302400000 { =20 pmu-a520 { compatible =3D "arm,cortex-a520-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-a720 { compatible =3D "arm,cortex-a720-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-x4 { compatible =3D "arm,cortex-x4-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 psci { --=20 2.34.1 From nobody Mon Feb 9 10:21:57 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97FC426D5BE for ; Thu, 27 Feb 2025 16:04:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740672279; cv=none; b=eKuGEvcpj/a0oDRYwOXHf1v3scb+gRpVqgsh+BURmQ9i6lgVK3bdl9U2q6syXTGl+Yv3YS7xBxcy4m0UYQ/A8c7lQJsMvUUdEPy2c8aD6R3Tkf+ZUS9hvmte4D8r4Op+LZSzmtxTwCFC5K69DENcuN2hhiEPjeIcUMKkiBoMXS0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740672279; c=relaxed/simple; bh=kUVCZOCqwehmg05XN5d3PJo+zMc7AgNjjryBQfLnEog=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lNPjC/ieLrFbC1OCaWTZdIN5dT1pKNTV4rucGdu7cfIayJwOlP07s2w8YkZnqqyv747s+K7brtXqnHQe+Aki9h4tU5k22CnHkdYuUpoYHFNWHiUlPPxycJJMoZOBq0dUCMTIlAIijRjsSTP8hFOj/im+QAAIYL+P1qlkMiSwtp4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=jwkv+E/5; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="jwkv+E/5" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-439950a45daso7633365e9.2 for ; Thu, 27 Feb 2025 08:04:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740672274; x=1741277074; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=r+YjLMNRzxs6Q7PRkqZqGJDYdraRXRIoNK55pS1AKIM=; b=jwkv+E/5d6FGgpBEZh8RBN7wB3llPJKrrprPnGm8oFT1BrkP599BI6J9N3hCKa8GWM +FNV4tjvjsnJaIKCyaztpetQvB6m1jFc0Le8bILcWTYL5hJEccW948RfGEiPTy9MUaLp gpPvt60C8CJsZVwCkMOjBGoSRVQaHKVpSBvgnHu9R9MoOMwNqvOfQIhg1vD7h8F2uxbU JnY47lihM1+NW2ZuxQZJnNqCBwnyP4NKJpaaqTsDlY2nyZbgd4MOVfIJ8Ad/VnqZRtMA Zguu2yXSZNRx4lkGfHB9Z9EctEczJYbw1eH1cBBGOJDotF6pYBRS2FAogo55S0vTg9m/ uO4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740672274; x=1741277074; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=r+YjLMNRzxs6Q7PRkqZqGJDYdraRXRIoNK55pS1AKIM=; b=u8hjaLnTFAo4SH6Uh5IUdjYiN6+2IqfF42MW22b/OyrH7Hc/MH2CWmEw6Vg96B3Bbs BJWlFVGzh5dyZkQBnZzRtWhsgr0yC9Q/xQZYkENDDG4quWZyB8VwXUwFWFn9J43dWdds KeQ4c5iGPpEiTrTXJrVJMYgFirTQEvD4sMHlibSvmoJa5P6//IjlhDHVPeN0z6jcWe89 xXid0+JMWy0s0aH28uAsveMB/clFjo2Qa55grRhXkt9Ib1xUbHpue1PIRGpod/OSn/MT K2vAo6qxWE4g0noobg9GFUzigL/ZalZvAJfxHOaiTAoJ/xYeIZx/jWr2FPltkLkJ1Jfy 3rsg== X-Forwarded-Encrypted: i=1; AJvYcCWx5oOACXOLA+EKLqlRrZ9Ct1dhDH/BLS/GRr1wZ22eJtelmLBwNhtAXS7CGwBZmdh38pLAN5+zO03bngk=@vger.kernel.org X-Gm-Message-State: AOJu0Yyp5BXoCSZwFKVNBL9R89TsHw4VkpDGU5ditCFIZ93hqLNMn9XP bN/u7EVjpX/pp8hpNJNtEu4JSleTZGlcP7YapsNadTuGFZvRm8yS8r9RcxkncsIWyXviv7ZQ71q f X-Gm-Gg: ASbGncvMgFBlNfxFyQnLPMoS+yzHNoHcLOVi3UzShZdPo8qSImDPzcvUdVQYcNul7fo uiH+JLhZqkkanY+66qxMAXBeH1g0tWWjsgBW6Ia27RFSmuNEUGu3wJRy/28UNZNgFO+CLBBSBUt jzvmf6yZ2Ga4cAoIiIrb0aot0wDOZoKFOulnEUt5C3Xim2qoJgixeIP9p01BPQ91kN7fxuz5Ou6 OxFs0EbT3j0A8tBY+oa81t80a7SZYegTi73CcUcCvj/Iq5JLA2oB25FG33RVLI478ObJhQ7XWjg HAq8vTE+hRpsatbnaaOnDS9/9YwJ+N2hgV+k9vFPmw5MBIU= X-Google-Smtp-Source: AGHT+IGF+sQTnmVMtmMkl6ALylDA+llz3KruTcyjv0OdM02P/Of1hy/vyrAYfBMoQmOn/0/lrjo1gA== X-Received: by 2002:a05:600c:3111:b0:439:9f42:c137 with SMTP id 5b1f17b1804b1-43ab0f31010mr115436645e9.11.1740672273081; Thu, 27 Feb 2025 08:04:33 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43aba5393e5sm58811225e9.20.2025.02.27.08.04.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 08:04:32 -0800 (PST) From: Neil Armstrong Date: Thu, 27 Feb 2025 17:04:29 +0100 Subject: [PATCH v3 2/3] arm64: dts: qcom: sm8650: switch to interrupt-cells 4 to add PPI partitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-topic-sm8650-pmu-ppi-partition-v3-2-0f6feeefe50f@linaro.org> References: <20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org> In-Reply-To: <20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=45472; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=kUVCZOCqwehmg05XN5d3PJo+zMc7AgNjjryBQfLnEog=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnwI0OdqrixcMPJL4K5Hi4qIpGwuhbRKVPr2NyRQHw Ssqk7QSJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ8CNDgAKCRB33NvayMhJ0SvnD/ 9HzfcsWJRLBNLNQr739a/dRozQEjFDz44Fk1sQRc/ZwfzdRHdCpPwT+ddBp8JIUp8fw8GIDlEDu+Iz +VLVEzkIiCe03zpV3uy5F0TtPWMNiySRBdHaPuLc5g3hOLXZbIXASdoUw3VELdlU5hwupXRd5gR3dW TnYqE8/WTXCbntJfAH9OCG/DyR6i5SEI43whnU7ZeoMtaJ2gbyctZcnOQ95HCqR8MkV3ZmnStUajxM G6LihtywTj9vPg0MyTyONe0CsYJzvxTSgZL1yVD1AnbaXMihk4N6nUxGoCDUpno6ksV2x3zBSqvODc puiEuoVq5s4vgoLLcQ01E+8pnPeYP5Ns+XPL+xRj6cxfwIAad0nUt/I7uerio9HeyI+iM8jfQ2J7Rx vihaKr3EqEE0xWDujGyoWh4gOy7EUBzkoZqjxOKLPtuz/MA4BtLC220CII8xHv1YO1cg+eHJcjHG3R 5EUgmi6bIWrponNxPb4uT/zyyJTWO/YauV0PPkgQJGdHQQqzLk3OaINIMjboHhMWD+DSnWC3pB773U RGyr80V8Awda1jz+6EEgj0GxZ9ja6e7aDS1CPkUrVcN1zpnoFdr3S5SEJyHi1SGz/VEhVz6NcWNWAA wxX8h9NpIu+eqQbsH+3Pkd6Ce3yd2s1yJT0zaalC22WpBzTNxiLT/V5g/YFA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The ARM PMUs shares the same per-cpu (PPI) interrupt, so we need to switch to interrupt-cells =3D <4> in the GIC node to allow adding an interrupt partition map phandle as the 4th cell value for GIC_PPI interrupts. Reviewed-by: Konrad Dybcio Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 542 +++++++++++++++++--------------= ---- 1 file changed, 271 insertions(+), 271 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index 895f70cf6f57a84dda38604789d5ad6d80471944..273170a2e9499b900b3348307f1= 3c9bc1a9a7345 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -1417,17 +1417,17 @@ opp-3302400000 { =20 pmu-a520 { compatible =3D "arm,cortex-a520-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-a720 { compatible =3D "arm,cortex-a720-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-x4 { compatible =3D "arm,cortex-x4-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 psci { @@ -1805,7 +1805,7 @@ ipcc: mailbox@406000 { compatible =3D "qcom,sm8650-ipcc", "qcom,ipcc"; reg =3D <0 0x00406000 0 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; interrupt-controller; #interrupt-cells =3D <3>; =20 @@ -1816,18 +1816,18 @@ gpi_dma2: dma-controller@800000 { compatible =3D "qcom,sm8650-gpi-dma", "qcom,sm6350-gpi-dma"; reg =3D <0 0x00800000 0 0x60000>; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; =20 dma-channels =3D <12>; dma-channel-mask =3D <0x3f>; @@ -1863,7 +1863,7 @@ i2c8: i2c@880000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00880000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; clock-names =3D "se"; @@ -1900,7 +1900,7 @@ spi8: spi@880000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00880000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; clock-names =3D "se"; @@ -1937,7 +1937,7 @@ i2c9: i2c@884000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00884000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; clock-names =3D "se"; @@ -1974,7 +1974,7 @@ spi9: spi@884000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00884000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; clock-names =3D "se"; @@ -2011,7 +2011,7 @@ i2c10: i2c@888000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00888000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; clock-names =3D "se"; @@ -2048,7 +2048,7 @@ spi10: spi@888000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00888000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; clock-names =3D "se"; @@ -2085,7 +2085,7 @@ i2c11: i2c@88c000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x0088c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; clock-names =3D "se"; @@ -2122,7 +2122,7 @@ spi11: spi@88c000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x0088c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; clock-names =3D "se"; @@ -2159,7 +2159,7 @@ i2c12: i2c@890000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00890000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S4_CLK>; clock-names =3D "se"; @@ -2196,7 +2196,7 @@ spi12: spi@890000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00890000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S4_CLK>; clock-names =3D "se"; @@ -2233,7 +2233,7 @@ i2c13: i2c@894000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00894000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S5_CLK>; clock-names =3D "se"; @@ -2270,7 +2270,7 @@ spi13: spi@894000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00894000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S5_CLK>; clock-names =3D "se"; @@ -2307,7 +2307,7 @@ uart14: serial@898000 { compatible =3D "qcom,geni-uart"; reg =3D <0 0x00898000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S6_CLK>; clock-names =3D "se"; @@ -2333,7 +2333,7 @@ uart15: serial@89c000 { compatible =3D "qcom,geni-debug-uart"; reg =3D <0 0x0089c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S7_CLK>; clock-names =3D "se"; @@ -2373,7 +2373,7 @@ i2c_hub_0: i2c@980000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00980000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S0_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2404,7 +2404,7 @@ i2c_hub_1: i2c@984000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00984000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S1_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2435,7 +2435,7 @@ i2c_hub_2: i2c@988000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00988000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S2_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2466,7 +2466,7 @@ i2c_hub_3: i2c@98c000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x0098c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S3_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2497,7 +2497,7 @@ i2c_hub_4: i2c@990000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00990000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S4_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2528,7 +2528,7 @@ i2c_hub_5: i2c@994000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00994000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S5_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2559,7 +2559,7 @@ i2c_hub_6: i2c@998000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00998000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S6_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2590,7 +2590,7 @@ i2c_hub_7: i2c@99c000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x0099c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S7_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2621,7 +2621,7 @@ i2c_hub_8: i2c@9a0000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x009a0000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S8_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2652,7 +2652,7 @@ i2c_hub_9: i2c@9a4000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x009a4000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S9_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2684,18 +2684,18 @@ gpi_dma1: dma-controller@a00000 { compatible =3D "qcom,sm8650-gpi-dma", "qcom,sm6350-gpi-dma"; reg =3D <0 0x00a00000 0 0x60000>; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; =20 dma-channels =3D <12>; dma-channel-mask =3D <0xc>; @@ -2734,7 +2734,7 @@ i2c0: i2c@a80000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a80000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; clock-names =3D "se"; @@ -2771,7 +2771,7 @@ spi0: spi@a80000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a80000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; clock-names =3D "se"; @@ -2808,7 +2808,7 @@ i2c1: i2c@a84000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a84000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; clock-names =3D "se"; @@ -2845,7 +2845,7 @@ spi1: spi@a84000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a84000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; clock-names =3D "se"; @@ -2882,7 +2882,7 @@ i2c2: i2c@a88000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a88000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; clock-names =3D "se"; @@ -2919,7 +2919,7 @@ spi2: spi@a88000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a88000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; clock-names =3D "se"; @@ -2956,7 +2956,7 @@ i2c3: i2c@a8c000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a8c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; clock-names =3D "se"; @@ -2993,7 +2993,7 @@ spi3: spi@a8c000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a8c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; clock-names =3D "se"; @@ -3030,7 +3030,7 @@ i2c4: i2c@a90000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a90000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; clock-names =3D "se"; @@ -3067,7 +3067,7 @@ spi4: spi@a90000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a90000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; clock-names =3D "se"; @@ -3104,7 +3104,7 @@ i2c5: i2c@a94000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a94000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; clock-names =3D "se"; @@ -3141,7 +3141,7 @@ spi5: spi@a94000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a94000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; clock-names =3D "se"; @@ -3178,7 +3178,7 @@ i2c6: i2c@a98000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a98000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; clock-names =3D "se"; @@ -3215,7 +3215,7 @@ spi6: spi@a98000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a98000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; clock-names =3D "se"; @@ -3252,7 +3252,7 @@ i2c7: i2c@a9c000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a9c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S7_CLK>; clock-names =3D "se"; @@ -3289,7 +3289,7 @@ spi7: spi@a9c000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a9c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S7_CLK>; clock-names =3D "se"; @@ -3409,15 +3409,15 @@ pcie0: pcie@1c00000 { <0 0x60100000 0 0x100000>; reg-names =3D "parf", "dbi", "elbi", "atu", "config"; =20 - interrupts =3D , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + ; interrupt-names =3D "msi0", "msi1", "msi2", @@ -3462,10 +3462,10 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, iommu-map =3D <0 &apps_smmu 0x1400 0x1>, <0x100 &apps_smmu 0x1401 0x1>; =20 - interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH 0>; interrupt-map-mask =3D <0 0 0 0x7>; #interrupt-cells =3D <1>; =20 @@ -3584,15 +3584,15 @@ pcie1: pcie@1c08000 { "atu", "config"; =20 - interrupts =3D , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + ; interrupt-names =3D "msi0", "msi1", "msi2", @@ -3642,10 +3642,10 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, iommu-map =3D <0 &apps_smmu 0x1480 0x1>, <0x100 &apps_smmu 0x1481 0x1>; =20 - interrupt-map =3D <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 438 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 439 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 2 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 3 &intc 0 0 0 438 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 4 &intc 0 0 0 439 IRQ_TYPE_LEVEL_HIGH 0>; interrupt-map-mask =3D <0 0 0 0x7>; #interrupt-cells =3D <1>; =20 @@ -3763,7 +3763,7 @@ cryptobam: dma-controller@1dc4000 { compatible =3D "qcom,bam-v1.7.0"; reg =3D <0 0x01dc4000 0 0x28000>; =20 - interrupts =3D ; + interrupts =3D ; =20 #dma-cells =3D <1>; =20 @@ -3815,7 +3815,7 @@ ufs_mem_hc: ufshc@1d84000 { compatible =3D "qcom,sm8650-ufshc", "qcom,ufshc", "jedec,ufs-2.0"; reg =3D <0 0x01d84000 0 0x3000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_UFS_PHY_AXI_CLK>, <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, @@ -3936,7 +3936,7 @@ gpu: gpu@3d00000 { "cx_mem", "cx_dbgc"; =20 - interrupts =3D ; + interrupts =3D ; =20 iommus =3D <&adreno_smmu 0 0x0>, <&adreno_smmu 1 0x0>; @@ -4035,8 +4035,8 @@ gmu: gmu@3d6a000 { <0x0 0x0b280000 0x0 0x10000>; reg-names =3D "gmu", "rscc", "gmu_pdc"; =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "hfi", "gmu"; =20 clocks =3D <&gpucc GPU_CC_AHB_CLK>, @@ -4099,32 +4099,32 @@ adreno_smmu: iommu@3da0000 { reg =3D <0x0 0x03da0000 0x0 0x40000>; #iommu-cells =3D <2>; #global-interrupts =3D <1>; - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; clocks =3D <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>, <&gcc GCC_GPU_MEMNOC_GFX_CLK>, <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>, @@ -4149,8 +4149,8 @@ ipa: ipa@3f40000 { "ipa-shared", "gsi"; =20 - interrupts-extended =3D <&intc GIC_SPI 654 IRQ_TYPE_EDGE_RISING>, - <&intc GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH>, + interrupts-extended =3D <&intc GIC_SPI 654 IRQ_TYPE_EDGE_RISING 0>, + <&intc GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>, <&ipa_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, <&ipa_smp2p_in 1 IRQ_TYPE_EDGE_RISING>; interrupt-names =3D "ipa", @@ -4182,7 +4182,7 @@ remoteproc_mpss: remoteproc@4080000 { compatible =3D "qcom,sm8650-mpss-pas"; reg =3D <0x0 0x04080000 0x0 0x10000>; =20 - interrupts-extended =3D <&intc GIC_SPI 264 IRQ_TYPE_EDGE_RISING>, + interrupts-extended =3D <&intc GIC_SPI 264 IRQ_TYPE_EDGE_RISING 0>, <&smp2p_modem_in 0 IRQ_TYPE_EDGE_RISING>, <&smp2p_modem_in 1 IRQ_TYPE_EDGE_RISING>, <&smp2p_modem_in 2 IRQ_TYPE_EDGE_RISING>, @@ -4399,7 +4399,7 @@ lpass_wsa2macro: codec@6aa0000 { swr3: soundwire@6ab0000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06ab0000 0 0x10000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&lpass_wsa2macro>; clock-names =3D "iface"; label =3D "WSA2"; @@ -4446,7 +4446,7 @@ lpass_rxmacro: codec@6ac0000 { swr1: soundwire@6ad0000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06ad0000 0 0x10000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&lpass_rxmacro>; clock-names =3D "iface"; label =3D "RX"; @@ -4510,7 +4510,7 @@ lpass_wsamacro: codec@6b00000 { swr0: soundwire@6b10000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06b10000 0 0x10000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&lpass_wsamacro>; clock-names =3D "iface"; label =3D "WSA"; @@ -4540,8 +4540,8 @@ swr0: soundwire@6b10000 { swr2: soundwire@6d30000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06d30000 0 0x10000>; - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "core", "wakeup"; clocks =3D <&lpass_txmacro>; clock-names =3D "iface"; @@ -4732,8 +4732,8 @@ sdhc_2: mmc@8804000 { compatible =3D "qcom,sm8650-sdhci", "qcom,sdhci-msm-v5"; reg =3D <0 0x08804000 0 0x1000>; =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "hc_irq", "pwr_irq"; =20 @@ -4807,7 +4807,7 @@ videocc: clock-controller@aaf0000 { cci0: cci@ac15000 { compatible =3D "qcom,sm8650-cci", "qcom,msm8996-cci"; reg =3D <0 0x0ac15000 0 0x1000>; - interrupts =3D ; + interrupts =3D ; power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, <&camcc CAM_CC_CPAS_AHB_CLK>, @@ -4840,7 +4840,7 @@ cci0_i2c1: i2c-bus@1 { cci1: cci@ac16000 { compatible =3D "qcom,sm8650-cci", "qcom,msm8996-cci"; reg =3D <0 0x0ac16000 0 0x1000>; - interrupts =3D ; + interrupts =3D ; power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, <&camcc CAM_CC_CPAS_AHB_CLK>, @@ -4873,7 +4873,7 @@ cci1_i2c1: i2c-bus@1 { cci2: cci@ac17000 { compatible =3D "qcom,sm8650-cci", "qcom,msm8996-cci"; reg =3D <0 0x0ac17000 0 0x1000>; - interrupts =3D ; + interrupts =3D ; power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, <&camcc CAM_CC_CPAS_AHB_CLK>, @@ -4921,7 +4921,7 @@ mdss: display-subsystem@ae00000 { reg =3D <0 0x0ae00000 0 0x1000>; reg-names =3D "mdss"; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, <&gcc GCC_DISP_HF_AXI_CLK>, @@ -5390,8 +5390,8 @@ usb_1: usb@a6f8800 { compatible =3D "qcom,sm8650-dwc3", "qcom,dwc3"; reg =3D <0 0x0a6f8800 0 0x400>; =20 - interrupts-extended =3D <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, - <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, + interrupts-extended =3D <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>, <&pdc 14 IRQ_TYPE_EDGE_RISING>, <&pdc 15 IRQ_TYPE_EDGE_RISING>, <&pdc 17 IRQ_TYPE_LEVEL_HIGH>; @@ -5440,7 +5440,7 @@ usb_1_dwc3: usb@a600000 { compatible =3D "snps,dwc3"; reg =3D <0 0x0a600000 0 0xcd00>; =20 - interrupts =3D ; + interrupts =3D ; =20 iommus =3D <&apps_smmu 0x40 0>; =20 @@ -5504,8 +5504,8 @@ tsens0: thermal-sensor@c228000 { reg =3D <0 0x0c228000 0 0x1000>, /* TM */ <0 0x0c222000 0 0x1000>; /* SROT */ =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; =20 @@ -5519,8 +5519,8 @@ tsens1: thermal-sensor@c229000 { reg =3D <0 0x0c229000 0 0x1000>, /* TM */ <0 0x0c223000 0 0x1000>; /* SROT */ =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; =20 @@ -5534,8 +5534,8 @@ tsens2: thermal-sensor@c22a000 { reg =3D <0 0x0c22a000 0 0x1000>, /* TM */ <0 0x0c224000 0 0x1000>; /* SROT */ =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; =20 @@ -5593,7 +5593,7 @@ tlmm: pinctrl@f100000 { compatible =3D "qcom,sm8650-tlmm"; reg =3D <0 0x0f100000 0 0x300000>; =20 - interrupts =3D ; + interrupts =3D ; =20 gpio-controller; #gpio-cells =3D <2>; @@ -6469,103 +6469,103 @@ apps_smmu: iommu@15000000 { compatible =3D "qcom,sm8650-smmu-500", "qcom,smmu-500", "arm,mmu-500"; reg =3D <0 0x15000000 0 0x100000>; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; =20 #iommu-cells =3D <2>; #global-interrupts =3D <1>; @@ -6578,9 +6578,9 @@ intc: interrupt-controller@17100000 { reg =3D <0 0x17100000 0 0x10000>, /* GICD */ <0 0x17180000 0 0x200000>; /* GICR * 8 */ =20 - interrupts =3D ; + interrupts =3D ; =20 - #interrupt-cells =3D <3>; + #interrupt-cells =3D <4>; interrupt-controller; =20 #redistributor-regions =3D <1>; @@ -6611,8 +6611,8 @@ frame@17421000 { reg =3D <0x17421000 0x1000>, <0x17422000 0x1000>; =20 - interrupts =3D , - ; + interrupts =3D , + ; =20 frame-number =3D <0>; }; @@ -6620,7 +6620,7 @@ frame@17421000 { frame@17423000 { reg =3D <0x17423000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <1>; =20 @@ -6630,7 +6630,7 @@ frame@17423000 { frame@17425000 { reg =3D <0x17425000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <2>; =20 @@ -6640,7 +6640,7 @@ frame@17425000 { frame@17427000 { reg =3D <0x17427000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <3>; =20 @@ -6650,7 +6650,7 @@ frame@17427000 { frame@17429000 { reg =3D <0x17429000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <4>; =20 @@ -6660,7 +6660,7 @@ frame@17429000 { frame@1742b000 { reg =3D <0x1742b000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <5>; =20 @@ -6670,7 +6670,7 @@ frame@1742b000 { frame@1742d000 { reg =3D <0x1742d000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <6>; =20 @@ -6688,9 +6688,9 @@ apps_rsc: rsc@17a00000 { "drv-1", "drv-2"; =20 - interrupts =3D , - , - ; + interrupts =3D , + , + ; =20 power-domains =3D <&cluster_pd>; =20 @@ -6808,10 +6808,10 @@ cpufreq_hw: cpufreq@17d91000 { "freq-domain2", "freq-domain3"; =20 - interrupts =3D , - , - , - ; + interrupts =3D , + , + , + ; interrupt-names =3D "dcvsh-irq-0", "dcvsh-irq-1", "dcvsh-irq-2", @@ -6828,7 +6828,7 @@ pmu@24091000 { compatible =3D "qcom,sm8650-llcc-bwmon", "qcom,sc7280-llcc-bwmon"; reg =3D <0 0x24091000 0 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 interconnects =3D <&mc_virt MASTER_LLCC QCOM_ICC_TAG_ACTIVE_ONLY &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>; @@ -6880,7 +6880,7 @@ pmu@240b7400 { compatible =3D "qcom,sm8650-cpu-bwmon", "qcom,sdm845-bwmon"; reg =3D <0 0x240b7400 0 0x600>; =20 - interrupts =3D ; + interrupts =3D ; =20 interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY &gem_noc SLAVE_LLCC QCOM_ICC_TAG_ACTIVE_ONLY>; @@ -6940,7 +6940,7 @@ system-cache-controller@25000000 { "llcc_broadcast_base", "llcc_broadcast_and_base"; =20 - interrupts =3D ; + interrupts =3D ; }; =20 nsp_noc: interconnect@320c0000 { @@ -6956,7 +6956,7 @@ remoteproc_cdsp: remoteproc@32300000 { compatible =3D "qcom,sm8650-cdsp-pas"; reg =3D <0x0 0x32300000 0x0 0x10000>; =20 - interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>, + interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING 0>, <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>, <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>, <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>, @@ -7956,9 +7956,9 @@ modem3-critical { timer { compatible =3D "arm,armv8-timer"; =20 - interrupts =3D , - , - , - ; + interrupts =3D , + , + , + ; }; }; --=20 2.34.1 From nobody Mon Feb 9 10:21:57 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 969C726D5BA for ; Thu, 27 Feb 2025 16:04:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740672277; cv=none; b=FXW8nmLPU2qdFUBOmEPM11WJqpfPhpUDTadXgaEZF3TbrRuEXgP7VpgCeys5QppHuekb8sPWOlJi+E4qz/55EibapXX2LKEt/e0ReAh9yxiKCFhekrMFbdfJNOV8CCfgtYl4Jl0mhKK9qWhAOOeBGU9PcX34g/uPbVlbNFpbAw4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740672277; c=relaxed/simple; bh=k/Ub0j4ZPZ5XJlCOR/aNVmHDxi435bw376+PW8znVRM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WbmAzulUuVSuXwyoEbK/As+fvpwCp+N8NpX3UIwuM12a9cH6d6IO6lwGjoo2K3N0m3fFe6eE7eDcst2Uwt5UjiwPa2lR2We8q9ER3vcsBdixeH9aJIy3SZMe0AIqIho8KklfEs3+22BdQl25hLjQreahYZZyqukBm000rz2eA90= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Zf0vIVOq; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Zf0vIVOq" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-43690d4605dso7810865e9.0 for ; Thu, 27 Feb 2025 08:04:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740672274; x=1741277074; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fkITjQmr9TX/26VhCMssjv/ZXVYw9RYOTlGukmEo+nk=; b=Zf0vIVOqkJ27JlI0LjgopLVeiTf4y55u1JT6Tdvd9bq2iXknTH4yJt0vXaZ/EKnmBE Ve7IDf81b/C2NY8U7rIBqgSfrSvkNNDQwMYfj3IF0f9SFfiQgd2EzO1bK5ljT/wFFz0m jGQuTrVctBKDFcqBdUtWw8Pq6ZIJOQuWhYLNzdoq56t09HUkLdbn1R5WafVnXhca46yw MeJoteUo3SDqTcRzyn+mtz1BwikiBXK77hOlRM8SHGIhGJfqZIbH5uSSwjI4qOAzYZZa f+Iq9VUybieeMjXRWsiX955kI9uiCkjWyzwaZrKahtuYLtVKrbUX0wJrLkNN0Xea8AN4 CZSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740672274; x=1741277074; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fkITjQmr9TX/26VhCMssjv/ZXVYw9RYOTlGukmEo+nk=; b=nNABHhQ3wlTmDDyGGcLD2e6Zlok792/633RucAeaaPaH2uPB3pyJiMO4nSQPcdkIoP 8JBlIBhikHYaTDZLCUeWZLGo9okn+OUys8JczAgl6NiiFtuE5MQaMdR/4gMI9ZhpLK/j tZv8c3KAmCZ9S7kpJlHewXunBR/BxOi97NtDiJLLPmpgvUw2k6OYEtFm3+1WctPP4JVK XsI33opaBIZ0+MZK/DWB+TJrAL5zq6EHynMQG2HW6eYLRjv4OxK6XLYZ/XNeh/42ScgG LqIfKr8j5yrlPK8LKoG4eCK4ZHNxy9MiT2WSGs+MY7ukZhzecb2RqKLuLcM4P5oizgxy RsIA== X-Forwarded-Encrypted: i=1; AJvYcCVkIVh/fA+HxhuftEN9mEp7glJLYSHnaXDwVd0t6HbQbHCJ/e+HG5C77VN5UYHFJ6vMZrmAugRd7LyzB2c=@vger.kernel.org X-Gm-Message-State: AOJu0YwqNtBwcJ3f3pWjDc2CYEtpjdyYz7JAKl5oKyT5M1lzMFgAtu5p Hy6lKRrn9UNW8Z8I5+qb0ePXdt+Ldlyb1fb+OsaovAhg5h022OIhlMKGU8/vttgvitvA9bQ4iwI l X-Gm-Gg: ASbGnctk3tX8eCXxuqzfc5SA5BElJFzYnLoBTEN1263CDdKwDkq4sOGogYIqt7tzGt2 lE50cowywfTKUtP71LjKxMvwqj1AB2L/Z2m2p/UmORaNrT0tK/YsuEgJBOWnY+GfxC/DPhS4jvl BfrIl7GddfeQVp7ZOPSmGydnIQNW99JKZFCy/HDI0ZcGT7lX3Svep0xoBWp6MHyi5IJptD5u0BA 0SVTX+poDM1nydQDjS9Wj/scQZAI+DLUrI5iOgXd8FT88LimGm0ndUDNTpYORXqW8TXw6klACfM dAWFBUd+UDz90yplX2CExvkEXI599hr1eaGZvRpsyMzRBYM= X-Google-Smtp-Source: AGHT+IGvE+jugbR/iYq1Tq9sdNrtTDnhF17ycAcebZLYaEztCw8UWLz01Kt1SnRaA91VfoNeOfYyuQ== X-Received: by 2002:a05:600c:3111:b0:439:9f42:c137 with SMTP id 5b1f17b1804b1-43ab0f31010mr115437385e9.11.1740672273805; Thu, 27 Feb 2025 08:04:33 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43aba5393e5sm58811225e9.20.2025.02.27.08.04.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 08:04:33 -0800 (PST) From: Neil Armstrong Date: Thu, 27 Feb 2025 17:04:30 +0100 Subject: [PATCH v3 3/3] arm64: dts: qcom: sm8650: add PPI interrupt partitions for the ARM PMUs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-topic-sm8650-pmu-ppi-partition-v3-3-0f6feeefe50f@linaro.org> References: <20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org> In-Reply-To: <20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1833; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=k/Ub0j4ZPZ5XJlCOR/aNVmHDxi435bw376+PW8znVRM=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnwI0OSMi8BmNu9kqZwskc/n45+T5S+IDHSOwrFvgU aajWWiKJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ8CNDgAKCRB33NvayMhJ0UX2EA C9T+dPGwjHwrmCzRoZ58DcLXjiJra2ao+YaoCCUcvJ2CNuRapDYRTEEDR42Bby6k8+NEkO5WTW11cn We2VIjBvga0zu7mUqXQDLOZLUkXnBxPCTcaUHyJC8KMn+rvE/4rndUWpB8TH7uI3Nbl66uM0UJbIVQ DuXmiSZyHvZg9M/oGClFSIPb5lmBL7o3a3WSv5TOHIdFqEoG2xRyxBfR2Z7OtSyqx1sv44EzmFD08n vXqHyHcs8sKyGASDXcZBjXL6/KyZ8TvdgORvtKRR+wOYzCfLop0zo3lA3kk58Plb/kjaNK8J9BNWP+ iifjroFtbm0rJHYr4ZhV8CLotj7urOla2cV2MEfflxT649RlHKjRWg0ZqQy+iLLlF+IXllhvDYql1G UJy4UhqOfvv8LeAWn26jhgFJSe8iS8dV2cQIfsoUpvJeX7dQ5aiTlEUHX9awUC7SY8MzVRlkbs0q9Q keLgDTgAR2WeDXQu7GdVre/gq/bSJ8hE2e4SS/Y4kBFMOybWew76uzkYOvnKOxwo/cdHedFdZUVbwz imjWxoOzsTPdEU8b/Nely2CnrN+gFAF2jg631BIKjeqaFXKslaZfknLxlEyMxhHPWSvAdaxYkgl08D s/vI0AOp8NK6sNN3ZN+8M4Wf+4pV5MHxpG33+FEkkrpcAGeFS4sBJVyc0Kdg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The PMUs shares the same per-cpu (PPI) interrupt, so declare the proper interrupt partition maps and use the 4th interrupt cell to pass the partition phandle for each ARM PMU node. Reviewed-by: Konrad Dybcio Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 20 +++++++++++++++++--- 1 file changed, 17 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index 273170a2e9499b900b3348307f13c9bc1a9a7345..58646b50bb437fd5eb2ac8cf395= 5be2db020d6e1 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -1417,17 +1417,17 @@ opp-3302400000 { =20 pmu-a520 { compatible =3D "arm,cortex-a520-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-a720 { compatible =3D "arm,cortex-a720-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-x4 { compatible =3D "arm,cortex-x4-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 psci { @@ -6590,6 +6590,20 @@ intc: interrupt-controller@17100000 { #size-cells =3D <2>; ranges; =20 + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu2 &cpu3 &cpu4 &cpu5 &cpu6>; + }; + + ppi_cluster2: interrupt-partition-2 { + affinity =3D <&cpu7>; + }; + }; + gic_its: msi-controller@17140000 { compatible =3D "arm,gic-v3-its"; reg =3D <0 0x17140000 0 0x20000>; --=20 2.34.1