From nobody Fri Dec 19 05:30:14 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 69BEE227E8E for ; Thu, 27 Feb 2025 09:04:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740647088; cv=none; b=XykQzILWEWdEwrsr98pLcXw/Wd7eqnz2zrWDUrRPghh0l/Yam5/6D2PI9T2BHicuqt4rl5OWhRSlMrFOIvY8wuoB+Qu6pyIWesBX4161Rf6fIsmsfzPMuBwpB8Xqaqh9ubEHhtYUGGtGubFCDZ7DsRlBLOQ2YlcJWMq1fGNA5tE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740647088; c=relaxed/simple; bh=n6Qhu06HKqtXg0BBGTXl0ERHNhskVAc1dk+IHWQyaKw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qTM7rOEu96gkg9Xp5NvymPnkyVb3oF+KffISlOQdgsY/KL2B0FLPj/oX5dYZsf+LNsRP7UGtBEgLmwYzrZ4p7YITYVVR2jpPJGFnTtHZAE6MaM+6fWmtHj0aaRd5qkQra/uzg7nI4eSugDt+ZoaV7aq46LeKoas64nguTdckkys= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vZzN45gW; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vZzN45gW" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-439846bc7eeso4098225e9.3 for ; Thu, 27 Feb 2025 01:04:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740647084; x=1741251884; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DrA7KYJMf1IQTqfPPhnRCj8oLPA7sSX3cqMvFna8XxY=; b=vZzN45gWo2u0ajAHuQ61ydD9o317SbAlYAZ9/oL9tdk9c8RVaUbyS887HQmg39o8K5 bjLfMeGAzg9JwqIWT01vzSdZN3l4hxI1+RzgcxW1fVARa4RLb93K4T+fuXI2j1CoxgFG D7acYcyDZH8zIQcRqS20miWAMZ8zUmVG5xxGJ5Qo9CB87RIBHC3e5M60+1+opqYkLDq4 1wMfclQYb08KnpHnjI0sR6x6+54Lm6gNAXyqHJavT3exiFHiyPXpHs8hD0Ja1D15BVDR 5LBz0FpVtuebjTYZr48eUFg6VUpMpX/RxWcxQR/OFEfvXPtK75z60yU83p7ppQcNV8M8 bOEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740647084; x=1741251884; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DrA7KYJMf1IQTqfPPhnRCj8oLPA7sSX3cqMvFna8XxY=; b=mEM6JdTCDdYge9tEs+472SeJS/mSbFrwtBfTaVZg8d0cPL2oPJRWcSAtrYTojndeHb wl08RC9tnl156Hk15NgjYGhHVIUffRwk39pcEf6FwNYSJggcBHqCayVxC3RY+4rYynJp Dc6LYQ+TCPF8wquIGiTP/WehWqwvxkvhHLd6lrCe8khnrYaV4c9Z38mRvesAPR5/8gSI s3GCzT9BnqB2YNjELnSrjIc6BrHmqsZMQ399/1RF0L4KbF3nwbqYLGP7t6nj7Cqmy5Qi cDQDV8o8zC8ucrIV+jiLQ409zCkOkVTshd0m4+URjKBtfj/GQl3LILvmdy28POKsf9Zy Fqxg== X-Forwarded-Encrypted: i=1; AJvYcCW7hgrwRoTciarBRlDQxeDu/q+AcGle8re8+/BXpn/5J9NtXkxXYAl8kCFi7M50GjXHWnpt6HuCZggNByE=@vger.kernel.org X-Gm-Message-State: AOJu0YyreADeinSO6ZAo2C8Bz/+aSesy9GGpawUEpirtDQ8F5+7trwCn u2ngjZSRCvNb/A11YeTlI7r4oKiT/J35SYGOp/Fj4Fd9ngKz6zJz/h3cozv90C8= X-Gm-Gg: ASbGncsmfA8rKEVO0kNVss4XeRs4O/uUY8Uvr81/UHp924svoCHsPHsDfZfprKAfeNh ebSqLUYnUdkly9uUHyILsEIiJoRId+NI8m6+oV2H0uZI7BIQLf287dHr47CjWNXmGvAFD5YG2q7 btmYjhsZQQD/2XN4zjGjOsW9FQijaF/LCLHpO6EoEAwe+FXRcB1CqxetNTvxXVzr6FRLog4MP5J 6aVyMJJ1HByk8Yt+SKZxELGeaU9Zd4sULv7G/XhaP5BTqlKAworFdysdYafKW4KB+LAWBHVGxv5 2VyzIWkEe0VKa6PwwH/iXNnDsa2vWkSqLtKuWk/ma7IKvLQ= X-Google-Smtp-Source: AGHT+IGXbBebcaWyANWEYk00nPALmxlMFJ2acbjoeP6/1LRVX40rI4U2TmjH0f12V5dTl5gZwIz67A== X-Received: by 2002:a05:6000:184e:b0:38f:3735:68e with SMTP id ffacd0b85a97d-390d4f9bce6mr5413485f8f.46.1740647083523; Thu, 27 Feb 2025 01:04:43 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-390e47a7b88sm1362380f8f.40.2025.02.27.01.04.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 01:04:43 -0800 (PST) From: Neil Armstrong Date: Thu, 27 Feb 2025 10:04:39 +0100 Subject: [PATCH v2 1/2] arm64: dts: qcom: sm8650: switch to interrupt-cells 4 to add PPI partitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-topic-sm8650-pmu-ppi-partition-v2-1-b93006a65037@linaro.org> References: <20250227-topic-sm8650-pmu-ppi-partition-v2-0-b93006a65037@linaro.org> In-Reply-To: <20250227-topic-sm8650-pmu-ppi-partition-v2-0-b93006a65037@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=45469; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=n6Qhu06HKqtXg0BBGTXl0ERHNhskVAc1dk+IHWQyaKw=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnwCqpvL8X5gp7iZownCN9NpaAYO3AI5SyxHrLKgm5 XITWSDWJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ8AqqQAKCRB33NvayMhJ0YTZD/ 9GMB9XTv/aguum1xZkzopn2sRgieEgykmC9Tro2W/4EoMOPHgKEL/EHLI5H+ZifkMygkUusdo+wBvC yCfUZP6EVheDZIo6Cj7BAtfnFo8ky44NJCAabdAuClkMa1e6G/mbg0opssfNhmkn4ETUVt2UkrZ3/q 1vbMuSLuZfw86yVIx3USAHUo2bJ2dgYSRmD2WJ6kxOZP4LqdV4JVFqji84XFkEwqbQNVjqfn5hrW79 39auomLcznekipc1BS7OAUHeojiOtRgdXuPFGrWuUe9JffYBTSd2lnyhyytFLKzpcsXUyv4I+7DR/b 5zEym5BEEiDotwdU166FNAcE6PXAwRBQdnGn3oJsvZyWW/Tn/+AihQGz6CGQUY88zTOirakPf890vs lxh/VF4uhxV4JLwN5HpZC04JqFH5XC7vXGQs+IviPjkCkJ/NtrtNdDTNZEIKTRIhwgo8Y8jFILLBzB 6aMfkS5B0+bdGsuInJfk9zYzf4Anqq05YJ63MPjBfaF0qs0phlx4L8QFCbn8dRnNepxpl0XWi2nKLj H8phzpbmcY+2zbZ+WymggLfQ3Tke07Li3DzBwdoda6nzW5jkXTQED+/sXW0d2t9JBWv/LWdnSBTBZH 3giG7lsjoUQ0iEb8qXx2+ZfXiAO1wWCSSqpq7e2O3QfsRH+R/uPpe6aWBAzw== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The ARM PMUs shares the same per-cpu (PPI) interrupt, so we need to switch to interrupt-cells =3D <4> in the GIC node to allow adding an interrupt partition map phandle as the 4th cell value for GIC_PPI interrupts. Reviewed-by: Konrad Dybcio Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 542 +++++++++++++++++--------------= ---- 1 file changed, 271 insertions(+), 271 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index de960bcaf3ccf6e2be47bf63a02effbfb75241bf..273170a2e9499b900b3348307f1= 3c9bc1a9a7345 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -1417,17 +1417,17 @@ opp-3302400000 { =20 pmu-a520 { compatible =3D "arm,cortex-a520-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-a720 { compatible =3D "arm,cortex-a720-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-x4 { compatible =3D "arm,cortex-x4-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 psci { @@ -1805,7 +1805,7 @@ ipcc: mailbox@406000 { compatible =3D "qcom,sm8650-ipcc", "qcom,ipcc"; reg =3D <0 0x00406000 0 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; interrupt-controller; #interrupt-cells =3D <3>; =20 @@ -1816,18 +1816,18 @@ gpi_dma2: dma-controller@800000 { compatible =3D "qcom,sm8650-gpi-dma", "qcom,sm6350-gpi-dma"; reg =3D <0 0x00800000 0 0x60000>; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; =20 dma-channels =3D <12>; dma-channel-mask =3D <0x3f>; @@ -1863,7 +1863,7 @@ i2c8: i2c@880000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00880000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; clock-names =3D "se"; @@ -1900,7 +1900,7 @@ spi8: spi@880000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00880000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; clock-names =3D "se"; @@ -1937,7 +1937,7 @@ i2c9: i2c@884000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00884000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; clock-names =3D "se"; @@ -1974,7 +1974,7 @@ spi9: spi@884000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00884000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; clock-names =3D "se"; @@ -2011,7 +2011,7 @@ i2c10: i2c@888000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00888000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; clock-names =3D "se"; @@ -2048,7 +2048,7 @@ spi10: spi@888000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00888000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; clock-names =3D "se"; @@ -2085,7 +2085,7 @@ i2c11: i2c@88c000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x0088c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; clock-names =3D "se"; @@ -2122,7 +2122,7 @@ spi11: spi@88c000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x0088c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; clock-names =3D "se"; @@ -2159,7 +2159,7 @@ i2c12: i2c@890000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00890000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S4_CLK>; clock-names =3D "se"; @@ -2196,7 +2196,7 @@ spi12: spi@890000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00890000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S4_CLK>; clock-names =3D "se"; @@ -2233,7 +2233,7 @@ i2c13: i2c@894000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00894000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S5_CLK>; clock-names =3D "se"; @@ -2270,7 +2270,7 @@ spi13: spi@894000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00894000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S5_CLK>; clock-names =3D "se"; @@ -2307,7 +2307,7 @@ uart14: serial@898000 { compatible =3D "qcom,geni-uart"; reg =3D <0 0x00898000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S6_CLK>; clock-names =3D "se"; @@ -2333,7 +2333,7 @@ uart15: serial@89c000 { compatible =3D "qcom,geni-debug-uart"; reg =3D <0 0x0089c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP2_S7_CLK>; clock-names =3D "se"; @@ -2373,7 +2373,7 @@ i2c_hub_0: i2c@980000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00980000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S0_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2404,7 +2404,7 @@ i2c_hub_1: i2c@984000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00984000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S1_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2435,7 +2435,7 @@ i2c_hub_2: i2c@988000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00988000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S2_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2466,7 +2466,7 @@ i2c_hub_3: i2c@98c000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x0098c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S3_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2497,7 +2497,7 @@ i2c_hub_4: i2c@990000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00990000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S4_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2528,7 +2528,7 @@ i2c_hub_5: i2c@994000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00994000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S5_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2559,7 +2559,7 @@ i2c_hub_6: i2c@998000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x00998000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S6_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2590,7 +2590,7 @@ i2c_hub_7: i2c@99c000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x0099c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S7_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2621,7 +2621,7 @@ i2c_hub_8: i2c@9a0000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x009a0000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S8_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2652,7 +2652,7 @@ i2c_hub_9: i2c@9a4000 { compatible =3D "qcom,geni-i2c-master-hub"; reg =3D <0 0x009a4000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_I2C_S9_CLK>, <&gcc GCC_QUPV3_I2C_CORE_CLK>; @@ -2684,18 +2684,18 @@ gpi_dma1: dma-controller@a00000 { compatible =3D "qcom,sm8650-gpi-dma", "qcom,sm6350-gpi-dma"; reg =3D <0 0x00a00000 0 0x60000>; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; =20 dma-channels =3D <12>; dma-channel-mask =3D <0xc>; @@ -2734,7 +2734,7 @@ i2c0: i2c@a80000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a80000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; clock-names =3D "se"; @@ -2771,7 +2771,7 @@ spi0: spi@a80000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a80000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; clock-names =3D "se"; @@ -2808,7 +2808,7 @@ i2c1: i2c@a84000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a84000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; clock-names =3D "se"; @@ -2845,7 +2845,7 @@ spi1: spi@a84000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a84000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; clock-names =3D "se"; @@ -2882,7 +2882,7 @@ i2c2: i2c@a88000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a88000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; clock-names =3D "se"; @@ -2919,7 +2919,7 @@ spi2: spi@a88000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a88000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; clock-names =3D "se"; @@ -2956,7 +2956,7 @@ i2c3: i2c@a8c000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a8c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; clock-names =3D "se"; @@ -2993,7 +2993,7 @@ spi3: spi@a8c000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a8c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; clock-names =3D "se"; @@ -3030,7 +3030,7 @@ i2c4: i2c@a90000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a90000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; clock-names =3D "se"; @@ -3067,7 +3067,7 @@ spi4: spi@a90000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a90000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; clock-names =3D "se"; @@ -3104,7 +3104,7 @@ i2c5: i2c@a94000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a94000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; clock-names =3D "se"; @@ -3141,7 +3141,7 @@ spi5: spi@a94000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a94000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; clock-names =3D "se"; @@ -3178,7 +3178,7 @@ i2c6: i2c@a98000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a98000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; clock-names =3D "se"; @@ -3215,7 +3215,7 @@ spi6: spi@a98000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a98000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; clock-names =3D "se"; @@ -3252,7 +3252,7 @@ i2c7: i2c@a9c000 { compatible =3D "qcom,geni-i2c"; reg =3D <0 0x00a9c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S7_CLK>; clock-names =3D "se"; @@ -3289,7 +3289,7 @@ spi7: spi@a9c000 { compatible =3D "qcom,geni-spi"; reg =3D <0 0x00a9c000 0 0x4000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_QUPV3_WRAP1_S7_CLK>; clock-names =3D "se"; @@ -3409,15 +3409,15 @@ pcie0: pcie@1c00000 { <0 0x60100000 0 0x100000>; reg-names =3D "parf", "dbi", "elbi", "atu", "config"; =20 - interrupts =3D , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + ; interrupt-names =3D "msi0", "msi1", "msi2", @@ -3462,10 +3462,10 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, iommu-map =3D <0 &apps_smmu 0x1400 0x1>, <0x100 &apps_smmu 0x1401 0x1>; =20 - interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH 0>; interrupt-map-mask =3D <0 0 0 0x7>; #interrupt-cells =3D <1>; =20 @@ -3584,15 +3584,15 @@ pcie1: pcie@1c08000 { "atu", "config"; =20 - interrupts =3D , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + ; interrupt-names =3D "msi0", "msi1", "msi2", @@ -3642,10 +3642,10 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, iommu-map =3D <0 &apps_smmu 0x1480 0x1>, <0x100 &apps_smmu 0x1481 0x1>; =20 - interrupt-map =3D <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 438 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 439 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 2 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 3 &intc 0 0 0 438 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 4 &intc 0 0 0 439 IRQ_TYPE_LEVEL_HIGH 0>; interrupt-map-mask =3D <0 0 0 0x7>; #interrupt-cells =3D <1>; =20 @@ -3763,7 +3763,7 @@ cryptobam: dma-controller@1dc4000 { compatible =3D "qcom,bam-v1.7.0"; reg =3D <0 0x01dc4000 0 0x28000>; =20 - interrupts =3D ; + interrupts =3D ; =20 #dma-cells =3D <1>; =20 @@ -3815,7 +3815,7 @@ ufs_mem_hc: ufshc@1d84000 { compatible =3D "qcom,sm8650-ufshc", "qcom,ufshc", "jedec,ufs-2.0"; reg =3D <0 0x01d84000 0 0x3000>; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_UFS_PHY_AXI_CLK>, <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, @@ -3936,7 +3936,7 @@ gpu: gpu@3d00000 { "cx_mem", "cx_dbgc"; =20 - interrupts =3D ; + interrupts =3D ; =20 iommus =3D <&adreno_smmu 0 0x0>, <&adreno_smmu 1 0x0>; @@ -4035,8 +4035,8 @@ gmu: gmu@3d6a000 { <0x0 0x0b280000 0x0 0x10000>; reg-names =3D "gmu", "rscc", "gmu_pdc"; =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "hfi", "gmu"; =20 clocks =3D <&gpucc GPU_CC_AHB_CLK>, @@ -4099,32 +4099,32 @@ adreno_smmu: iommu@3da0000 { reg =3D <0x0 0x03da0000 0x0 0x40000>; #iommu-cells =3D <2>; #global-interrupts =3D <1>; - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; clocks =3D <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>, <&gcc GCC_GPU_MEMNOC_GFX_CLK>, <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>, @@ -4149,8 +4149,8 @@ ipa: ipa@3f40000 { "ipa-shared", "gsi"; =20 - interrupts-extended =3D <&intc GIC_SPI 654 IRQ_TYPE_EDGE_RISING>, - <&intc GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH>, + interrupts-extended =3D <&intc GIC_SPI 654 IRQ_TYPE_EDGE_RISING 0>, + <&intc GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>, <&ipa_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, <&ipa_smp2p_in 1 IRQ_TYPE_EDGE_RISING>; interrupt-names =3D "ipa", @@ -4182,7 +4182,7 @@ remoteproc_mpss: remoteproc@4080000 { compatible =3D "qcom,sm8650-mpss-pas"; reg =3D <0x0 0x04080000 0x0 0x10000>; =20 - interrupts-extended =3D <&intc GIC_SPI 264 IRQ_TYPE_EDGE_RISING>, + interrupts-extended =3D <&intc GIC_SPI 264 IRQ_TYPE_EDGE_RISING 0>, <&smp2p_modem_in 0 IRQ_TYPE_EDGE_RISING>, <&smp2p_modem_in 1 IRQ_TYPE_EDGE_RISING>, <&smp2p_modem_in 2 IRQ_TYPE_EDGE_RISING>, @@ -4399,7 +4399,7 @@ lpass_wsa2macro: codec@6aa0000 { swr3: soundwire@6ab0000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06ab0000 0 0x10000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&lpass_wsa2macro>; clock-names =3D "iface"; label =3D "WSA2"; @@ -4446,7 +4446,7 @@ lpass_rxmacro: codec@6ac0000 { swr1: soundwire@6ad0000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06ad0000 0 0x10000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&lpass_rxmacro>; clock-names =3D "iface"; label =3D "RX"; @@ -4510,7 +4510,7 @@ lpass_wsamacro: codec@6b00000 { swr0: soundwire@6b10000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06b10000 0 0x10000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&lpass_wsamacro>; clock-names =3D "iface"; label =3D "WSA"; @@ -4540,8 +4540,8 @@ swr0: soundwire@6b10000 { swr2: soundwire@6d30000 { compatible =3D "qcom,soundwire-v2.0.0"; reg =3D <0 0x06d30000 0 0x10000>; - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "core", "wakeup"; clocks =3D <&lpass_txmacro>; clock-names =3D "iface"; @@ -4732,8 +4732,8 @@ sdhc_2: mmc@8804000 { compatible =3D "qcom,sm8650-sdhci", "qcom,sdhci-msm-v5"; reg =3D <0 0x08804000 0 0x1000>; =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "hc_irq", "pwr_irq"; =20 @@ -4807,7 +4807,7 @@ videocc: clock-controller@aaf0000 { cci0: cci@ac15000 { compatible =3D "qcom,sm8650-cci", "qcom,msm8996-cci"; reg =3D <0 0x0ac15000 0 0x1000>; - interrupts =3D ; + interrupts =3D ; power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, <&camcc CAM_CC_CPAS_AHB_CLK>, @@ -4840,7 +4840,7 @@ cci0_i2c1: i2c-bus@1 { cci1: cci@ac16000 { compatible =3D "qcom,sm8650-cci", "qcom,msm8996-cci"; reg =3D <0 0x0ac16000 0 0x1000>; - interrupts =3D ; + interrupts =3D ; power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, <&camcc CAM_CC_CPAS_AHB_CLK>, @@ -4873,7 +4873,7 @@ cci1_i2c1: i2c-bus@1 { cci2: cci@ac17000 { compatible =3D "qcom,sm8650-cci", "qcom,msm8996-cci"; reg =3D <0 0x0ac17000 0 0x1000>; - interrupts =3D ; + interrupts =3D ; power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, <&camcc CAM_CC_CPAS_AHB_CLK>, @@ -4921,7 +4921,7 @@ mdss: display-subsystem@ae00000 { reg =3D <0 0x0ae00000 0 0x1000>; reg-names =3D "mdss"; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, <&gcc GCC_DISP_HF_AXI_CLK>, @@ -5390,8 +5390,8 @@ usb_1: usb@a6f8800 { compatible =3D "qcom,sm8650-dwc3", "qcom,dwc3"; reg =3D <0 0x0a6f8800 0 0x400>; =20 - interrupts-extended =3D <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, - <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, + interrupts-extended =3D <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>, <&pdc 14 IRQ_TYPE_EDGE_RISING>, <&pdc 15 IRQ_TYPE_EDGE_RISING>, <&pdc 17 IRQ_TYPE_LEVEL_HIGH>; @@ -5440,7 +5440,7 @@ usb_1_dwc3: usb@a600000 { compatible =3D "snps,dwc3"; reg =3D <0 0x0a600000 0 0xcd00>; =20 - interrupts =3D ; + interrupts =3D ; =20 iommus =3D <&apps_smmu 0x40 0>; =20 @@ -5504,8 +5504,8 @@ tsens0: thermal-sensor@c228000 { reg =3D <0 0x0c228000 0 0x1000>, /* TM */ <0 0x0c222000 0 0x1000>; /* SROT */ =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; =20 @@ -5519,8 +5519,8 @@ tsens1: thermal-sensor@c229000 { reg =3D <0 0x0c229000 0 0x1000>, /* TM */ <0 0x0c223000 0 0x1000>; /* SROT */ =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; =20 @@ -5534,8 +5534,8 @@ tsens2: thermal-sensor@c22a000 { reg =3D <0 0x0c22a000 0 0x1000>, /* TM */ <0 0x0c224000 0 0x1000>; /* SROT */ =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; =20 @@ -5593,7 +5593,7 @@ tlmm: pinctrl@f100000 { compatible =3D "qcom,sm8650-tlmm"; reg =3D <0 0x0f100000 0 0x300000>; =20 - interrupts =3D ; + interrupts =3D ; =20 gpio-controller; #gpio-cells =3D <2>; @@ -6469,103 +6469,103 @@ apps_smmu: iommu@15000000 { compatible =3D "qcom,sm8650-smmu-500", "qcom,smmu-500", "arm,mmu-500"; reg =3D <0 0x15000000 0 0x100000>; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; =20 #iommu-cells =3D <2>; #global-interrupts =3D <1>; @@ -6578,9 +6578,9 @@ intc: interrupt-controller@17100000 { reg =3D <0 0x17100000 0 0x10000>, /* GICD */ <0 0x17180000 0 0x200000>; /* GICR * 8 */ =20 - interrupts =3D ; + interrupts =3D ; =20 - #interrupt-cells =3D <3>; + #interrupt-cells =3D <4>; interrupt-controller; =20 #redistributor-regions =3D <1>; @@ -6611,8 +6611,8 @@ frame@17421000 { reg =3D <0x17421000 0x1000>, <0x17422000 0x1000>; =20 - interrupts =3D , - ; + interrupts =3D , + ; =20 frame-number =3D <0>; }; @@ -6620,7 +6620,7 @@ frame@17421000 { frame@17423000 { reg =3D <0x17423000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <1>; =20 @@ -6630,7 +6630,7 @@ frame@17423000 { frame@17425000 { reg =3D <0x17425000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <2>; =20 @@ -6640,7 +6640,7 @@ frame@17425000 { frame@17427000 { reg =3D <0x17427000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <3>; =20 @@ -6650,7 +6650,7 @@ frame@17427000 { frame@17429000 { reg =3D <0x17429000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <4>; =20 @@ -6660,7 +6660,7 @@ frame@17429000 { frame@1742b000 { reg =3D <0x1742b000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <5>; =20 @@ -6670,7 +6670,7 @@ frame@1742b000 { frame@1742d000 { reg =3D <0x1742d000 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 frame-number =3D <6>; =20 @@ -6688,9 +6688,9 @@ apps_rsc: rsc@17a00000 { "drv-1", "drv-2"; =20 - interrupts =3D , - , - ; + interrupts =3D , + , + ; =20 power-domains =3D <&cluster_pd>; =20 @@ -6808,10 +6808,10 @@ cpufreq_hw: cpufreq@17d91000 { "freq-domain2", "freq-domain3"; =20 - interrupts =3D , - , - , - ; + interrupts =3D , + , + , + ; interrupt-names =3D "dcvsh-irq-0", "dcvsh-irq-1", "dcvsh-irq-2", @@ -6828,7 +6828,7 @@ pmu@24091000 { compatible =3D "qcom,sm8650-llcc-bwmon", "qcom,sc7280-llcc-bwmon"; reg =3D <0 0x24091000 0 0x1000>; =20 - interrupts =3D ; + interrupts =3D ; =20 interconnects =3D <&mc_virt MASTER_LLCC QCOM_ICC_TAG_ACTIVE_ONLY &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>; @@ -6880,7 +6880,7 @@ pmu@240b7400 { compatible =3D "qcom,sm8650-cpu-bwmon", "qcom,sdm845-bwmon"; reg =3D <0 0x240b7400 0 0x600>; =20 - interrupts =3D ; + interrupts =3D ; =20 interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY &gem_noc SLAVE_LLCC QCOM_ICC_TAG_ACTIVE_ONLY>; @@ -6940,7 +6940,7 @@ system-cache-controller@25000000 { "llcc_broadcast_base", "llcc_broadcast_and_base"; =20 - interrupts =3D ; + interrupts =3D ; }; =20 nsp_noc: interconnect@320c0000 { @@ -6956,7 +6956,7 @@ remoteproc_cdsp: remoteproc@32300000 { compatible =3D "qcom,sm8650-cdsp-pas"; reg =3D <0x0 0x32300000 0x0 0x10000>; =20 - interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>, + interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING 0>, <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>, <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>, <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>, @@ -7956,9 +7956,9 @@ modem3-critical { timer { compatible =3D "arm,armv8-timer"; =20 - interrupts =3D , - , - , - ; + interrupts =3D , + , + , + ; }; }; --=20 2.34.1 From nobody Fri Dec 19 05:30:14 2025 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C55B5227E91 for ; Thu, 27 Feb 2025 09:04:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740647087; cv=none; b=uPGhgVQjj87DZ/zR66IZbrOmgheb1YuGJyUI/GYaYoCkTygLEmKtmKSgUUhZLT/EoMSXaMyIgDS6LyBT9v8ssqcxm6jnZxKkgLLiWoHH+neZR6oKKMNKuP9GwO4MwfWnAfwTVHknpNWTpqgGfgi5QE5ZmheTkRm2ZB/G3hW+cv4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740647087; c=relaxed/simple; bh=k/Ub0j4ZPZ5XJlCOR/aNVmHDxi435bw376+PW8znVRM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ee3tm6fOzN/tKi9iina7+sN+7d8DaO8DKg3q9emzNEUpE0FuhK4Ljnv3vnH+Ezrod8oDt8MpIOKY19e7/tb13gj/L1keaN/tFE7+Z68j+bDOsT1KCys8fovyKZOv6hDSaRV8GuZnKVZobtpHIYKSNeLP4aEw5eECu+bq0rJvprI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=B84DIOLM; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="B84DIOLM" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-38f5fc33602so464268f8f.0 for ; Thu, 27 Feb 2025 01:04:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740647084; x=1741251884; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fkITjQmr9TX/26VhCMssjv/ZXVYw9RYOTlGukmEo+nk=; b=B84DIOLM+gyEsQ32YC9CBuU0tq1WoGUFveL/T16xI9T+4d5vXNVr9ThfI5p3vxQueg McVVt1ZUksXJojxof1WjbbMOxrqpCEZunupcqrn4xDs4BqJVt68D1ok+Pe5QYlpXHTf1 5/qoEewRz0GM9VOAYo9SU2jun8Q1akes6l50YxxxCSUc2v2sBM2d6AhL9mufjhzicx0Q 4AWLN4B7V+dMpMGrd+3DQ9zSUcTcYdOvBB5aIB2gHJWig0QgBJFw0zvzetIgkGJoIlbv QnsT59HPIW5k+IfCUJ3/brZ/ve/VpOxBSyNORxLyD2ActuzOqAbEgLf0zlZF+eTMZ6eK Z8FQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740647084; x=1741251884; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fkITjQmr9TX/26VhCMssjv/ZXVYw9RYOTlGukmEo+nk=; b=CpHEHPvSORuoCFa9eS77T/+Abqo6nUEB1qmOiwCvyQmr2hBoLzosK3SLmaUF9sHNci x4GSN5w4lJJpy/aZRYfB3zx6ghVHLDmMIGs+pD8fqnD4RmPN93asFsefsBOfvLWmIWYW GZpp2wzUTVwFBr29yhe4+nX7zmFmnx7y1u7UfLUEShVg6VS3sDaxwnn6R1dU/edqqsfd S4cENTZgm0T34qBuEil4g91nwRVmYKSzY3hH8NqDKFYx93W3esyA/h0m0d9xUeCkU6YG NOsu5uEoQbqLD3pjRhTH33NTt6kTWmvBfZ7LN971ovzqEKwDw3XUtrP84tuRRb8/wYXU sbZQ== X-Forwarded-Encrypted: i=1; AJvYcCX2hJK+iawyuNSisST9lvr1jJS8EU0000RCGQrFHtDt2llzitWyf4WL9DPZY6squpFzReZzi19+/oH41P8=@vger.kernel.org X-Gm-Message-State: AOJu0YzSfzlNFkLdsl8UydWsVc0WpaIt3SH+YJQDf5+DamocXF9ha06S bAA4DihLw5EooFzAEMIZ4DOwyhx+0nXZsa/LZQqZJNzlMvv9QH2KRhwRcE3shXA= X-Gm-Gg: ASbGnctculSQ9ZvKiScwrBX52XZJfK+51ZQ4CyYflJ5M9DJnShWsq0t+C8n6mB7Mvdx aagGxdPnhYiqne8PmPNQ2eF8APPbI8TtwTHjjH8HH3cN6/PArOzXqrp8FMJ2bhoJcfl+0lYnZQ/ lcQB6XuIpNJAQnAXMkTlSepAKAb2vO7L94wxAUSzvJ+/u8KSlzPfZ3qXOc/cvfCWQnkU2gqqiKR xFDjsA8s4/hrxlTEMDU61j23C4xxaJW1odEIKu7ru/2mFjX3bJq380jlkZQ+4nlpukj8JTtsyYQ 6tfysAgeYXxlD1/0FRBhSZ/SzOfQ94njWiUDfJSu7hQYdI0= X-Google-Smtp-Source: AGHT+IEcDag0Zl9N8JeCicgWpNE4MUHLLL3hYvkjcECxSoUILvLCJFg5uEOCJSgHDKukRtdJsB91DQ== X-Received: by 2002:a05:6000:1787:b0:390:df83:1f22 with SMTP id ffacd0b85a97d-390e18d20ddmr1771311f8f.25.1740647084194; Thu, 27 Feb 2025 01:04:44 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-390e47a7b88sm1362380f8f.40.2025.02.27.01.04.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 01:04:43 -0800 (PST) From: Neil Armstrong Date: Thu, 27 Feb 2025 10:04:40 +0100 Subject: [PATCH v2 2/2] arm64: dts: qcom: sm8650: add PPI interrupt partitions for the ARM PMUs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-topic-sm8650-pmu-ppi-partition-v2-2-b93006a65037@linaro.org> References: <20250227-topic-sm8650-pmu-ppi-partition-v2-0-b93006a65037@linaro.org> In-Reply-To: <20250227-topic-sm8650-pmu-ppi-partition-v2-0-b93006a65037@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1833; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=k/Ub0j4ZPZ5XJlCOR/aNVmHDxi435bw376+PW8znVRM=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnwCqpDyLRWaVQvhbd2/CzIVYOqzXz5gMqHm0jDq8p UFIoxYmJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ8AqqQAKCRB33NvayMhJ0Wx8D/ sFXR4XRXUMwe+wzOQZkk9549jr5pdzc0yfTGe8aPUSOvJ7kebnpgFn8oxriVn7ujC6W45uPEElqEmh 6oG9Z66xvenLQUyHJayjH0pnZVOgWXFfyvMBPpGRchukp2ZuKXWm1xkRjAiVHmwBPx+Lw5e+PmETYL qBLHOXGLmtPvuwIWQY4+Pmppl+6V3xtwtjxXxC7SHCMsnwhU6XLLrCBThRzMgr+hsZUBf4yDtZRVAL 3kmSXdx7GvK8A5vUiU3+Eoi8e0fJW3NfLYxwm1dHvmSw5Wb46zXeF3Nw8MALmg/xK3Z+UKCVvC6xzP baLnC0TcPN232EaM3XqbXvIBiEenwS6FkIjUakvlcZlgQJrf3Z14cJ1du+l91V422VASZNdummU1y8 mup/1cFt+6B4QoUNciUHvUi4x7GG51bKGLmPbSGFG7HFnIRwrDYj7lPkmXXpIuUH5PCvmQ3bguWJln rEQSia5gYMuooHEfPGwN2hHaxvOFHK3A1TwLDdOHeKRaC6dpJNEKcrwqB6PJ8QNyHFzf9JpFMMHdoL 5sr9ZoUqFky+1oh24qReBa5xdNHU8DfcO6Luyl+PMVdskiGKxEKQw44r+1rKsw+lsndQN+UwSPK4cf sIrhIsBXfYs2rpoyWRwbpoNwWHBsMYLre5yJWX1dR/jQCOZeyjgowOV6u5Fw== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The PMUs shares the same per-cpu (PPI) interrupt, so declare the proper interrupt partition maps and use the 4th interrupt cell to pass the partition phandle for each ARM PMU node. Reviewed-by: Konrad Dybcio Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 20 +++++++++++++++++--- 1 file changed, 17 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index 273170a2e9499b900b3348307f13c9bc1a9a7345..58646b50bb437fd5eb2ac8cf395= 5be2db020d6e1 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -1417,17 +1417,17 @@ opp-3302400000 { =20 pmu-a520 { compatible =3D "arm,cortex-a520-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-a720 { compatible =3D "arm,cortex-a720-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 pmu-x4 { compatible =3D "arm,cortex-x4-pmu"; - interrupts =3D ; + interrupts =3D ; }; =20 psci { @@ -6590,6 +6590,20 @@ intc: interrupt-controller@17100000 { #size-cells =3D <2>; ranges; =20 + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu2 &cpu3 &cpu4 &cpu5 &cpu6>; + }; + + ppi_cluster2: interrupt-partition-2 { + affinity =3D <&cpu7>; + }; + }; + gic_its: msi-controller@17140000 { compatible =3D "arm,gic-v3-its"; reg =3D <0 0x17140000 0 0x20000>; --=20 2.34.1