From nobody Tue Dec 16 08:35:40 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD8ED1C07FE for ; Fri, 28 Feb 2025 05:38:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740721111; cv=none; b=mmlBewy3n0PoE61GhfiMe1eMHraU/Dd5RC5F1tFw6kLtECMsokl+4l82DO7kvK4tA0MLHXt0PVwH+L/eGpatq2AGBf7PiLqbmJozHGxPytRTJV0xpA+cokI32SEKdrdMcv8N2nMWpHKnUgCwxunzMBMhglZLlobBo5wRmQTihys= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740721111; c=relaxed/simple; bh=OqK+6bYKkV3iT+dYNoLFz1KU+sVRWlpSWMpzlk1uVVU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=T8bvjc5dcRnw4e2VDQycvodJU3aE3r6RK8LK+BQJ1zziHFyeuinMjxP4Z1wWyS62YK7nOAT0gUl5ZSBdCWgH712rgclpnb0IErdezbDajURF9xGJ/I58d9430M04ewGzyJKvHxj5a0u+LaNbqbVx5ZYt2w1+123i2DoZ9tL7grY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LkQlrIJl; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LkQlrIJl" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51RI05Bo015373 for ; Fri, 28 Feb 2025 05:38:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YeAUBEezRSTqnZ8QQPEqbP99bmXnWBvR5yC22Rhg6zI=; b=LkQlrIJlu4Q1J2tw 28GQlaC9NA+W6HLjLTouu4LP5cIZd5zu7+t5VTv35CHDhLbYA6wnj8o+CKDXayAb Y+ykWspQ8OugsTjoQTKPF2Cv+qHJndWlm/HP3tH0kPppWijYBt5ueNSS6GioYdfp +wSZB4Z5eeIIXrtsZBQM1FKUS7qput7snikVR+4NkKFBDT1bXUqmRBfuBdtoGrBu gVbY6yHFp6X7BSeZNrmD6TXK8gH3mCU3OBOO7+3ylrSszEcFx4LbuETeL4cHvW7/ VhnuR/KLHt9jdHX6+Nb+HpAbGzZpUzVGHfRtMtJJntBCL4ZaB+wNbfIeM68yksr6 SPbxNQ== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 451prnr4kd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 28 Feb 2025 05:38:28 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2234c09240fso34521855ad.0 for ; Thu, 27 Feb 2025 21:38:28 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740721107; x=1741325907; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YeAUBEezRSTqnZ8QQPEqbP99bmXnWBvR5yC22Rhg6zI=; b=i+17640B/ysw6jVZv1HsSPvxVHbsJiU1GIxy4jb13hq2EoJ7Vb4R44SiGEKtLjZIoW Fdbu44ey6R/Z8K0RvXYwSK+cDoKXLrg1sUljaZaHxhG5AFg8+wCSxjrtjHRHxd3SEAR7 DPFGTg0hOzuiKhZFfLg2NJz8/FsfpLLRTU40cwwC/p9u9LdHEa5q2osTE8R5PhErC/4n sK7lO/JGuzIQM1z5tPcuGipzrHxRZ5wiqNyK598OJObqyXptjH7HqAPwCnZBXpvmUvRn yYxAdZsMUBsjz7asnIb4J0Ba+y49HXj3cjvVXOhKNstKsC7I1ZRdGofxEG9H9l5QVZrc xBBw== X-Forwarded-Encrypted: i=1; AJvYcCUvhSNROSmlMtsPql+fnxNKx62wiY1C/cfSgho67b0t1SE91NB0QUj6edl3uASMchlA0N60Cg4OKQ6dQnc=@vger.kernel.org X-Gm-Message-State: AOJu0Yx6+a8pECmHXADYq4yeHxONNKL12UYUgDivcEnasTXBGvKtuoGg P5N6y/9YiMV8jT9czqj8e91OGJRCs8o8Za29tKOcHiNY+1GRqaeVniTkkfaR0LQNXuyBoF3r6at F+rjdAI/wyzFe8wqf2ob6v3YcdVg03WS4fu3lCgpjwP3xblRFwrMsbE3RnGDPzEg= X-Gm-Gg: ASbGnctomEyZ3LBvAyJmoIuxeiT5SACJIWKugcgnrna/neFMPnA2uqdpk7/p84BS4n7 wHIWzauJ3KyZMnPljkBM9+P7bpc8kUKLqxi1WLLaR5WvlKWvljgSZeti48riVWboDzuYjT48Nxs iIdNnH/3Qcx9c/eCxVTIPovVzoTbQwpuSgDuUZiGzJ2hO5igRlFgZAeUGFiK3xRnk0pDT4kGpu9 uIcMC2V5AqVpM1szRy9g1KZ4at3SrVi/VzDiUQit6bKiihj5KnrNtW6uGvWl72xLPZPKo1rHDuV R7QLUZAKjLkeFl136tSDsblN9kjzRGhs+S3FXreeiUXH63LXsnNyLDPY/l7uYF2Me6kA6VxtBrn XmiaFv1w= X-Received: by 2002:a17:902:c948:b0:223:54e5:bf4b with SMTP id d9443c01a7336-22368fc9865mr32473915ad.25.1740721106992; Thu, 27 Feb 2025 21:38:26 -0800 (PST) X-Google-Smtp-Source: AGHT+IGgV5VKVwopKTgY9qRNq4iqjChng95qgtYe6decZunYu96Dhn4SJhSTPcTp49FIb5Tf5GVDUA== X-Received: by 2002:a17:902:c948:b0:223:54e5:bf4b with SMTP id d9443c01a7336-22368fc9865mr32473555ad.25.1740721106554; Thu, 27 Feb 2025 21:38:26 -0800 (PST) Received: from hu-uchalich-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-223504dc86esm25058925ad.172.2025.02.27.21.38.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 21:38:26 -0800 (PST) From: Unnathi Chalicheemala Date: Thu, 27 Feb 2025 21:38:16 -0800 Subject: [PATCH v5 1/2] firmware: qcom_scm: Add API to get waitqueue IRQ info Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-multi_waitq_scm-v5-1-16984ea97edf@oss.qualcomm.com> References: <20250227-multi_waitq_scm-v5-0-16984ea97edf@oss.qualcomm.com> In-Reply-To: <20250227-multi_waitq_scm-v5-0-16984ea97edf@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@oss.qualcomm.com, Bartosz Golaszewski , Prasad Sodagudi , Satya Durga Srinivasu Prabhala , Trilok Soni , Unnathi Chalicheemala X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1740721104; l=4268; i=unnathi.chalicheemala@oss.qualcomm.com; s=20240514; h=from:subject:message-id; bh=OqK+6bYKkV3iT+dYNoLFz1KU+sVRWlpSWMpzlk1uVVU=; b=/FjwIud489kNkvfzeN/1ib3iISgcoC/q4fUHrnRY1SIb44gIOblUXga/9qYO6EC7ItfVL17LL S2TqzfOG+NMB1DRGuG3paI/CAJrklKU3Wusj36ZLDyg8sYXW6RKnKgF X-Developer-Key: i=unnathi.chalicheemala@oss.qualcomm.com; a=ed25519; pk=o+hVng49r5k2Gc/f9xiwzvR3y1q4kwLOASwo+cFowXI= X-Proofpoint-GUID: H-FtLpwVloPt-7SkwOIFVrvlx_3Ti3kQ X-Proofpoint-ORIG-GUID: H-FtLpwVloPt-7SkwOIFVrvlx_3Ti3kQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-27_08,2025-02-27_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 mlxscore=0 mlxlogscore=999 bulkscore=0 adultscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 malwarescore=0 clxscore=1011 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2502100000 definitions=main-2502280038 Bootloader and firmware for SM8650 and older chipsets expect node name as "qcom_scm", in order to patch the wait queue IRQ information. However, DeviceTree uses node name "scm" and this mismatch prevents firmware from correctly identifying waitqueue IRQ information. Waitqueue IRQ is used for signaling between secure and non-secure worlds. To resolve this, introduce qcom_scm_get_waitq_irq() that'll get the hardware IRQ number to be used from firmware instead of relying on data provided by devicetree, thereby bypassing the DeviceTree node name mismatch. This hardware IRQ number is converted to a Linux IRQ number using newly defined fill_irq_fwspec_params(). This Linux IRQ number is then supplied to the threaded_irq call. Signed-off-by: Unnathi Chalicheemala Reviewed-by: Bartosz Golaszewski --- drivers/firmware/qcom/qcom_scm.c | 60 ++++++++++++++++++++++++++++++++++++= +++- drivers/firmware/qcom/qcom_scm.h | 1 + 2 files changed, 60 insertions(+), 1 deletion(-) diff --git a/drivers/firmware/qcom/qcom_scm.c b/drivers/firmware/qcom/qcom_= scm.c index f0569bb9411f7175c97a4ede50b3775fece330cf..1aa42685640da8a14191557896f= bb49423697a10 100644 --- a/drivers/firmware/qcom/qcom_scm.c +++ b/drivers/firmware/qcom/qcom_scm.c @@ -29,12 +29,18 @@ #include #include #include +#include =20 #include "qcom_scm.h" #include "qcom_tzmem.h" =20 static u32 download_mode; =20 +#define GIC_SPI_BASE 32 +#define GIC_MAX_SPI 1019 // SPIs in GICv3 spec range from 32..1019 +#define GIC_ESPI_BASE 4096 +#define GIC_MAX_ESPI 5119 // ESPIs in GICv3 spec range from 4096..5119 + struct qcom_scm { struct device *dev; struct clk *core_clk; @@ -2094,6 +2100,55 @@ bool qcom_scm_is_available(void) } EXPORT_SYMBOL_GPL(qcom_scm_is_available); =20 +static int qcom_scm_fill_irq_fwspec_params(struct irq_fwspec *fwspec, u32 = virq) +{ + if (virq >=3D GIC_SPI_BASE && virq <=3D GIC_MAX_SPI) { + fwspec->param[0] =3D GIC_SPI; + fwspec->param[1] =3D virq - GIC_SPI_BASE; + } else if (virq >=3D GIC_ESPI_BASE && virq <=3D GIC_MAX_ESPI) { + fwspec->param[0] =3D GIC_ESPI; + fwspec->param[1] =3D virq - GIC_ESPI_BASE; + } else { + WARN(1, "Unexpected virq: %d\n", virq); + return -ENXIO; + } + fwspec->param[2] =3D IRQ_TYPE_EDGE_RISING; + fwspec->param_count =3D 3; + + return 0; +} + +static int qcom_scm_get_waitq_irq(void) +{ + int ret; + u32 hwirq; + struct qcom_scm_desc desc =3D { + .svc =3D QCOM_SCM_SVC_WAITQ, + .cmd =3D QCOM_SCM_WAITQ_GET_INFO, + .owner =3D ARM_SMCCC_OWNER_SIP + }; + struct qcom_scm_res res; + struct irq_fwspec fwspec; + struct device_node *parent_irq_node; + + ret =3D qcom_scm_call_atomic(__scm->dev, &desc, &res); + if (ret) + return ret; + + hwirq =3D res.result[1] & GENMASK(15, 0); + + ret =3D qcom_scm_fill_irq_fwspec_params(&fwspec, hwirq); + if (ret) + return ret; + parent_irq_node =3D of_irq_find_parent(__scm->dev->of_node); + + fwspec.fwnode =3D of_node_to_fwnode(parent_irq_node); + + ret =3D irq_create_fwspec_mapping(&fwspec); + + return ret; +} + static int qcom_scm_assert_valid_wq_ctx(u32 wq_ctx) { /* FW currently only supports a single wq_ctx (zero). @@ -2250,7 +2305,10 @@ static int qcom_scm_probe(struct platform_device *pd= ev) /* Paired with smp_load_acquire() in qcom_scm_is_available(). */ smp_store_release(&__scm, scm); =20 - irq =3D platform_get_irq_optional(pdev, 0); + irq =3D qcom_scm_get_waitq_irq(); + if (irq < 0) + irq =3D platform_get_irq_optional(pdev, 0); + if (irq < 0) { if (irq !=3D -ENXIO) { ret =3D irq; diff --git a/drivers/firmware/qcom/qcom_scm.h b/drivers/firmware/qcom/qcom_= scm.h index 097369d38b84efbce5d672c4f36cc87373aac24b..7c6cb3154b394ab910bf7775a5a= e07a28e0b57a5 100644 --- a/drivers/firmware/qcom/qcom_scm.h +++ b/drivers/firmware/qcom/qcom_scm.h @@ -148,6 +148,7 @@ struct qcom_tzmem_pool *qcom_scm_get_tzmem_pool(void); #define QCOM_SCM_SVC_WAITQ 0x24 #define QCOM_SCM_WAITQ_RESUME 0x02 #define QCOM_SCM_WAITQ_GET_WQ_CTX 0x03 +#define QCOM_SCM_WAITQ_GET_INFO 0x04 =20 #define QCOM_SCM_SVC_GPU 0x28 #define QCOM_SCM_SVC_GPU_INIT_REGS 0x01 --=20 2.34.1 From nobody Tue Dec 16 08:35:40 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB88B1C07FA for ; Fri, 28 Feb 2025 05:38:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740721111; cv=none; b=EUSqs25KVWHG74B2cPc6MB9P7b03WRvcQ8/rbKSvtl2OJMI9M2fMoM9WcNxgVSAZTV3Q++mgQlx2yd1WVg8D42PDU/LXFO5iy5ID5Ep5PNdJM6m46mTRcijtqJmQedMU2W+SW/hHwFuAEopufsnmhSKtMs2CVFrGGf51Ixk3mzQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740721111; c=relaxed/simple; bh=HHrrkwtj5ofa2kSk2WmrBc/7ldJ3PC2orSkhFEhLe2I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FJyKuEJsYQHkTbMQbzNnHsi78cdtTcC55pHbk1DhvZmqHceHPTLSSLc3QL46RL1gSV6U6dTwhsfzWmLsEgYgZ8wv3Ju1g4NnxplPHC4ur1GTU4tfpeMbMIrQqto0XZ2lKUqOdf7PS4b1lT54ehm2t+gnK4Z5IGlMoY4xxAwknQA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OQZF5Xkt; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OQZF5Xkt" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51RI6Hlm021536 for ; Fri, 28 Feb 2025 05:38:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qW/8JvJiG1k4zN51CaWpEKCBFaqCsXOFtjlx7tcDEL8=; b=OQZF5Xkt58lxmnKF JLKZwqGsvzPHpifLbNddgwqBc3ypyLQ4dylwEWMuqeOR+njfYADouU+pVnsEe5w0 GUEOLrGNovAidRwIS6WdNqi2qwQmBrHk/lsulxnhOb0/vUK1yTcs7tljLKsSXQlU bKLEZv8DUxJlcwYitWZORWBKoh+Sp77BSqT7KE1xxWVIR54hajf45f4tGV+TE32I MJ7i/2X7+i4Lrryw/jSqusQbTUUujNNo/dnSHeRw2ildFsuNgZ+zrej9E5oZI0Oi csjpuYyj0HElIXU8YMGpXuzhsVjGQBpU86t/rA/+eD/DpqIDCEVkT6p6LpFbJZ6L ErRlHA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 451prkr5fe-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 28 Feb 2025 05:38:28 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-220f0382404so38180305ad.1 for ; Thu, 27 Feb 2025 21:38:28 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740721108; x=1741325908; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qW/8JvJiG1k4zN51CaWpEKCBFaqCsXOFtjlx7tcDEL8=; b=WTeWU3EKUUyK9efdqrkW7NYr52XrNLdF2DtLyeAhGf4wTmjTU8XC2YMSytF0EwxAms DfnZNJbqAoc2hNVb7hNHOSYT6mjE4bXDp0nlk9Iyq2SEpBTz6AjPyl1xmYtJtqB+2cVf z1DpA4oxWIeHQ8Rid7+xmLjiYUqJBUmbwGim/LzPVMfQFgFkwOX8D6xnxeGHVrCc70qN V/7ArXfgAS1qZy8DUE885wquneUX9JOp7fQPcwxRu8twqgKybF77iTFHc6PyLsWt1EAo H3s1fi54Mc6PtLzuePVg+7CxHhWsw2G+OOXOlY8Dko8BX0OvIC6ziUFSiTi8GCSikSyz /Ycg== X-Forwarded-Encrypted: i=1; AJvYcCXIeovPuEjKUr2/mBkNzecZhCL4+iUzwAOEkOvU6CgR8b3BuIEZjuCbeT/85gJoJ8Cdf8HgET/BHur9NHw=@vger.kernel.org X-Gm-Message-State: AOJu0YyCzKq7f6qmnvC9sUqPTRtIMr2X1Nk3cK4sHyL5YcXE9qtA2FsK 4uN9ay/UVPAvETBIehz3OJPe3MhMyGl8hu+KGTrhMmj+zqznQUAgxv3Co9lyAPuqZUNfMWHqL9l cqkRyGDESJevTi5SgSOLCv1IF0lEwrl4+hDgPhUsXwoA83Ga7BHzrp4Xm7zd1o+4= X-Gm-Gg: ASbGncv/Xa4XCnhpAJoaeFZSaFhWHEd1pRdsvxfvNy2h2W3WCpql84oBl6tlS0Puu3e YILFXYckdwKxbloWFZoQCuUgaHx+jqTyGbaxvk6CBKLmirQkQ77YZL5lR5jF8IbuK1To1cZx0ZP acttGchiLrezlbbudS18QT1cs+J7yHRxgJ6XSW/nk2WwOADviIQhq+ri287xhE6ftxGknLUTujP loSWRGzMVQEmA4nZy5VqeYmXSDfwThTIDDsNViza7H1qtACGWlcZmrjnhROcpkI8pSKpZO07eV1 BCj9sjkAeHnRojkX4X6xKUvC6Bz4KGxIr23ogzLoUagDHUS2DnWzn7uqX12Cmok0UOofoRhPLWs nRMqvxXE= X-Received: by 2002:a17:903:2307:b0:220:df73:b639 with SMTP id d9443c01a7336-2236924e723mr27714805ad.36.1740721107928; Thu, 27 Feb 2025 21:38:27 -0800 (PST) X-Google-Smtp-Source: AGHT+IHxWluqMF7TpR3mYq+CiH3jFufYjAu/pL+jZBDA4FUQPoi7YoIIrYr5R0ZyK3F/2WP6kjWHPw== X-Received: by 2002:a17:903:2307:b0:220:df73:b639 with SMTP id d9443c01a7336-2236924e723mr27714435ad.36.1740721107523; Thu, 27 Feb 2025 21:38:27 -0800 (PST) Received: from hu-uchalich-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-223504dc86esm25058925ad.172.2025.02.27.21.38.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 21:38:27 -0800 (PST) From: Unnathi Chalicheemala Date: Thu, 27 Feb 2025 21:38:17 -0800 Subject: [PATCH v5 2/2] firmware: qcom_scm: Support multiple waitq contexts Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250227-multi_waitq_scm-v5-2-16984ea97edf@oss.qualcomm.com> References: <20250227-multi_waitq_scm-v5-0-16984ea97edf@oss.qualcomm.com> In-Reply-To: <20250227-multi_waitq_scm-v5-0-16984ea97edf@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@oss.qualcomm.com, Bartosz Golaszewski , Prasad Sodagudi , Satya Durga Srinivasu Prabhala , Trilok Soni , Unnathi Chalicheemala X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1740721104; l=4796; i=unnathi.chalicheemala@oss.qualcomm.com; s=20240514; h=from:subject:message-id; bh=HHrrkwtj5ofa2kSk2WmrBc/7ldJ3PC2orSkhFEhLe2I=; b=hkGqDQRe3FsMXPtieyo/XXAvwFSf4Jm1nNdWF/y23mjk4mwDydJ9jHdku2rjQUWvrYi00fHtA Sz9SnRlJnLUAwZvkEyL7nxE4o8CcGI4KCLxHrH5VzngJgD5/5P4CJ81 X-Developer-Key: i=unnathi.chalicheemala@oss.qualcomm.com; a=ed25519; pk=o+hVng49r5k2Gc/f9xiwzvR3y1q4kwLOASwo+cFowXI= X-Proofpoint-GUID: 8NFfTlwncXjN0IBP5S1DfpNIg1RHsGMo X-Proofpoint-ORIG-GUID: 8NFfTlwncXjN0IBP5S1DfpNIg1RHsGMo X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-27_08,2025-02-27_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 adultscore=0 phishscore=0 mlxlogscore=999 mlxscore=0 suspectscore=0 clxscore=1011 malwarescore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2502100000 definitions=main-2502280038 Currently, only a single waitqueue context exists, with waitqueue id zero. Multi-waitqueue mechanism is added in firmware to support the case when multiple VMs make SMC calls or single VM making multiple calls on same CPU. When VMs make SMC call, firmware will allocate waitqueue context assuming the SMC call to be a blocking call. SMC calls that cannot acquire resources are returned to sleep in the calling VM. When resource is available, VM will be notified to wake sleeping thread and resume SMC call. SM8650 firmware can allocate two such waitq contexts so create these two waitqueue contexts. Unique waitqueue contexts are supported by a dynamically sized array where each unique wq_ctx is associated with a struct completion variable for easy lookup. To get the number of waitqueue contexts directly from firmware, qcom_scm_query_waitq_cnt() is introduced. On older targets which support only a single waitqueue, wq_cnt is set to 1 as SCM call for query_waitq_cnt() is not implemented for single waitqueue case. Signed-off-by: Unnathi Chalicheemala --- drivers/firmware/qcom/qcom_scm.c | 75 ++++++++++++++++++++++++++++--------= ---- 1 file changed, 53 insertions(+), 22 deletions(-) diff --git a/drivers/firmware/qcom/qcom_scm.c b/drivers/firmware/qcom/qcom_= scm.c index 1aa42685640da8a14191557896fbb49423697a10..ec139380ce5ba6d11f1023258e1= d36edcf3d9d45 100644 --- a/drivers/firmware/qcom/qcom_scm.c +++ b/drivers/firmware/qcom/qcom_scm.c @@ -47,7 +47,7 @@ struct qcom_scm { struct clk *iface_clk; struct clk *bus_clk; struct icc_path *path; - struct completion waitq_comp; + struct completion *waitq; struct reset_controller_dev reset; =20 /* control access to the interconnect path */ @@ -57,6 +57,7 @@ struct qcom_scm { u64 dload_mode_addr; =20 struct qcom_tzmem_pool *mempool; + unsigned int wq_cnt; }; =20 struct qcom_scm_current_perm_info { @@ -2118,6 +2119,25 @@ static int qcom_scm_fill_irq_fwspec_params(struct ir= q_fwspec *fwspec, u32 virq) return 0; } =20 +static int qcom_scm_query_waitq_count(struct qcom_scm *scm) +{ + int ret; + struct qcom_scm_desc desc =3D { + .svc =3D QCOM_SCM_SVC_WAITQ, + .cmd =3D QCOM_SCM_WAITQ_GET_INFO, + .owner =3D ARM_SMCCC_OWNER_SIP + }; + struct qcom_scm_res res; + + ret =3D qcom_scm_call_atomic(scm->dev, &desc, &res); + if (ret) { + dev_err(scm->dev, "Multi-waitqueue support unavailable\n"); + return 1; + } + + return res.result[0] & GENMASK(7, 0); +} + static int qcom_scm_get_waitq_irq(void) { int ret; @@ -2149,42 +2169,40 @@ static int qcom_scm_get_waitq_irq(void) return ret; } =20 -static int qcom_scm_assert_valid_wq_ctx(u32 wq_ctx) +static struct completion *qcom_scm_get_completion(u32 wq_ctx) { - /* FW currently only supports a single wq_ctx (zero). - * TODO: Update this logic to include dynamic allocation and lookup of - * completion structs when FW supports more wq_ctx values. - */ - if (wq_ctx !=3D 0) { - dev_err(__scm->dev, "Firmware unexpectedly passed non-zero wq_ctx\n"); - return -EINVAL; - } + struct completion *wq; =20 - return 0; + if (WARN_ON_ONCE(wq_ctx >=3D __scm->wq_cnt)) + return ERR_PTR(-EINVAL); + + wq =3D &__scm->waitq[wq_ctx]; + + return wq; } =20 int qcom_scm_wait_for_wq_completion(u32 wq_ctx) { - int ret; + struct completion *wq; =20 - ret =3D qcom_scm_assert_valid_wq_ctx(wq_ctx); - if (ret) - return ret; + wq =3D qcom_scm_get_completion(wq_ctx); + if (IS_ERR(wq)) + return PTR_ERR(wq); =20 - wait_for_completion(&__scm->waitq_comp); + wait_for_completion(wq); =20 return 0; } =20 static int qcom_scm_waitq_wakeup(unsigned int wq_ctx) { - int ret; + struct completion *wq; =20 - ret =3D qcom_scm_assert_valid_wq_ctx(wq_ctx); - if (ret) - return ret; + wq =3D qcom_scm_get_completion(wq_ctx); + if (IS_ERR(wq)) + return PTR_ERR(wq); =20 - complete(&__scm->waitq_comp); + complete(wq); =20 return 0; } @@ -2260,6 +2278,7 @@ static int qcom_scm_probe(struct platform_device *pde= v) struct qcom_tzmem_pool_config pool_config; struct qcom_scm *scm; int irq, ret; + int i; =20 scm =3D devm_kzalloc(&pdev->dev, sizeof(*scm), GFP_KERNEL); if (!scm) @@ -2270,7 +2289,19 @@ static int qcom_scm_probe(struct platform_device *pd= ev) if (ret < 0) return ret; =20 - init_completion(&scm->waitq_comp); + ret =3D qcom_scm_query_waitq_count(scm); + if (ret < 0) + return ret; + + scm->wq_cnt =3D ret; + + scm->waitq =3D devm_kcalloc(&pdev->dev, scm->wq_cnt, sizeof(*scm->waitq),= GFP_KERNEL); + if (!scm->waitq) + return -ENOMEM; + + for (i =3D 0; i < scm->wq_cnt; i++) + init_completion(&scm->waitq[i]); + mutex_init(&scm->scm_bw_lock); =20 scm->path =3D devm_of_icc_get(&pdev->dev, NULL); --=20 2.34.1