From nobody Sun Feb 8 19:29:31 2026 Received: from mail-lf1-f50.google.com (mail-lf1-f50.google.com [209.85.167.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 66D8A1E51F7; Wed, 19 Feb 2025 08:37:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739954265; cv=none; b=RRu01C009zvpQbzJtGB9L1HXjVGwF4tcdnkL5PeVsBq2iOe6v2LcH96pTF3DXyYXlpyDCMhbIllog1iAF6vuiQ2Yeq6lrxdbymlMUysnmh9KLZ5ez5xD9SPhtkuAwpJ6Yar2PJU4rQI/ry1ecdjeDU88GlvZsopry7Z6eHH/bWg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739954265; c=relaxed/simple; bh=yZbiG8fVqkzzBxHxgsdvgj/ouf+ympNpqJ+EWQMu3p8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qV4dHO3YGHQqxRbf76a2V3a+DC3Mow+tCHJTEyzKnGUXZZsnTbVZFxeiUmTPB6xib3W9PJx/rFS+K8kiOLPWQyWr639yuHeTpWSeHTh4z0UkEr+KrhoNbqTUq9i8il9W+FD1I8hxQ76SS+DWKNxwSnNXb1kUnV1z4G7nmofZGCs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=YfqhXf1P; arc=none smtp.client-ip=209.85.167.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="YfqhXf1P" Received: by mail-lf1-f50.google.com with SMTP id 2adb3069b0e04-546202d633dso3076393e87.2; Wed, 19 Feb 2025 00:37:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739954261; x=1740559061; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=w3CFcnR135smaOvbfxPS9mVyTzTgMH51kZeCWuwrg2o=; b=YfqhXf1P034SW5X4YxlV/1joBayERydfcDqee2S0Dj2EGBLzxMzvKu4wDmiKWVuVq3 uPzukE0IqRgCmysFur1DYY3bcRTYTpieXMMrXyfhGWgGrC+he5qaJtExgp8pMIpidFOU qf3l/WDfJ2INAQ23LWOzM4Mj/ysPlydGY0cnnwG9b0nh94zCHBT0sQca595aVwfYXC+V E+zPRehv0cCL/OmiZMGlo4U7CO0nNcd4tsCRY+yB8PD26ZDsKpFDgmQZ2zIUgMUTYW71 LN9Fby0QOsnVL6wrqhJ2e7wuu0xUj0zVFWU52jeKu+WsGHvcBOkAMF3tdhqT7zYhZiWo gt5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739954261; x=1740559061; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=w3CFcnR135smaOvbfxPS9mVyTzTgMH51kZeCWuwrg2o=; b=EzqTJqWEPsNpMCZCoi2BGmoAG79Hcc4FH0xCacYi8PZ8dVKo7GEmr6AJMsaPIvU/78 qFNp7byDdwTc6JB5M5ZcoXOUczNW1kqDnpW3U6LnZdsr6mMSkIKTNGj5UzJevTEhupcx GirFM8WLVWmZD8D+sTCZCaYQDye4PHQZlsSrNLN//LRJ1pJr0rjSh1uZyRII8/HcIcz+ 8zlZMyzEFmZhhvHdQZE+g0o7lWG3YJOoBp9nj9wPLcf2D4OaIvSApMCu/iAwUuhZ5EHA j+tMlwtW3gndyGthsjqUYDxCUVlgGRBrnwdrV+VHY3ViMk1K4xypI6+VpGe+uBnwF7J7 lB2A== X-Forwarded-Encrypted: i=1; AJvYcCUc8OMbdvvaSRWMjmoGI5F34q81l6pSg2tIzj+1gCnQXBrPKxu53PsO67oOu9zURZNYNtRWxzYXD+HR@vger.kernel.org X-Gm-Message-State: AOJu0YzalroPACydtEn0AVSQ2grCPsMVEGdmI9PrkaB3UNMOugGinxRz Pot1+cpK3mw4oXH5GGa9bjIQo16Rjrl5MmYuTLNXv4sJILn2olGB X-Gm-Gg: ASbGncu+l7PmIYayVJKRk8v2lB64F8aLv2D+EZu/HqWhyRRMpe4uo/7IzSS9Pf1Kbrd sVQB8yBbOzPJysEq50iG/tb5cv1iYjlIfHFmk4sKy+LQG9UmuKZTUXCdf15cZGeiyW8QYZ7ztVk eqidw7fJ6J9BvaDq8QUbhD+Uh/SVibojaU4yC1kSV6FLHXI15ic559OJ455qutHZP7FHH1b6UnD xesSPynJO14G29lJrN5UPt1IioIJ5QJujMZn15/Gcf3gUaBb68hACciO52unvebvVTenLch/Y0q PQTGky0= X-Google-Smtp-Source: AGHT+IF7N0m9fi7UNBnynmCrYtZ3nHLsyYGEDuj/ytM52ZzivFGmDorYqVT6d6ffaGAJC3tLFVpx3w== X-Received: by 2002:a19:ca4e:0:b0:546:2fde:d2d9 with SMTP id 2adb3069b0e04-5462fded38cmr667284e87.28.1739954261340; Wed, 19 Feb 2025 00:37:41 -0800 (PST) Received: from xeon.. ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5452d8e54f7sm1692319e87.9.2025.02.19.00.37.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Feb 2025 00:37:39 -0800 (PST) From: Svyatoslav Ryhel To: MyungJoo Ham , Chanwoo Choi , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Svyatoslav Ryhel Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v1 1/2] dt-bindings: extcon: Document Maxim MAX14526 MUIC Date: Wed, 19 Feb 2025 10:37:23 +0200 Message-ID: <20250219083724.56945-2-clamor95@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250219083724.56945-1-clamor95@gmail.com> References: <20250219083724.56945-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add bindings for Maxim MAX14526 MicroUSB Integrated Circuit. Signed-off-by: Svyatoslav Ryhel --- .../bindings/extcon/maxim,max14526.yaml | 46 +++++++++++++++++++ 1 file changed, 46 insertions(+) create mode 100644 Documentation/devicetree/bindings/extcon/maxim,max14526= .yaml diff --git a/Documentation/devicetree/bindings/extcon/maxim,max14526.yaml b= /Documentation/devicetree/bindings/extcon/maxim,max14526.yaml new file mode 100644 index 000000000000..87cf7fd19ee9 --- /dev/null +++ b/Documentation/devicetree/bindings/extcon/maxim,max14526.yaml @@ -0,0 +1,46 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/extcon/maxim,max14526.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Maxim MAX14526 MicroUSB Integrated Circuit (MUIC) + +maintainers: + - Svyatoslav Ryhel + +properties: + compatible: + const: maxim,max14526-muic + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + +additionalProperties: false + +examples: + - | + #include + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + muic@44 { + compatible =3D "maxim,max14526-muic"; + reg =3D <0x44>; + + interrupt-parent =3D <&gpio>; + interrupts =3D <72 IRQ_TYPE_EDGE_FALLING>; + }; + }; +... --=20 2.43.0 From nobody Sun Feb 8 19:29:31 2026 Received: from mail-lf1-f41.google.com (mail-lf1-f41.google.com [209.85.167.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1D1501E7C02; Wed, 19 Feb 2025 08:37:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739954272; cv=none; b=Y8buWC4WNBxw/ZzmATzV3I805eeBT2P+41lqYzTJJYyU+UNN2Xk6ZCIzpmhag6xyW/C5ANr0YsOckEgggQp3FzDX1Ut8QqyHBmBw3SSA+UC+08DX7mNdWrn+tFeOlwGe8+rlFuFLvSP/GANYiQ96OfxPkaRTBD0EInWJb/AAoYA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739954272; c=relaxed/simple; bh=xaNOYtAfaZ8sqMZkx6ZBUdSQbYHa9kY7n6k69uEADFA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lvAfaNGrRSsJytLW7/4804CZHxkzha5QdtB5qUo53OHmeLkVhcq6qOBnuy0j2S9zRfjx7Fm2TwalMdTZwz1+//BggeLRqi7i9iET5frIQAN8vSQDQ1b5ZXseMqeICEJKqx8jKNGI/rFucqdyidOoj4iWee/96mY1oGu8MFWyAUg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=L+BW7t7E; arc=none smtp.client-ip=209.85.167.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="L+BW7t7E" Received: by mail-lf1-f41.google.com with SMTP id 2adb3069b0e04-5439e331cceso7385214e87.1; Wed, 19 Feb 2025 00:37:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739954264; x=1740559064; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1r5FLjAb16UHJNl8Z75yMUTemMbWvcdj0VcymlcBf9g=; b=L+BW7t7EcQq99kccJ1pM8opcMWo8ZAd2iRKnbWojUW5xpOY4h0t6WUhA6jWlnzc9FH yf5iEuOqZoi2z5jwi4LoCW+laqIsbhuGsiqrZLIAYR0y2IuIDDs5Ke4/xA3afuQuaR0l cPxMXS7cYopJNEu4yRVnAuBQRp9MrPC45JhfJJCpAvKN9caRySNkWUAH7vKc2pEF0Eqz Wa3buqDwEIYO8rhJAyLLD60Cx5iMh5DEZ+URJYxuVu8fsEXyJBKuV425U7/tKiMwpw/F TKWrvGS0vfnOqyTvCHVkzdzw7VDUOWxXlceH7QKo87ccoYYZ96OjoVwhwnu34KJwCxkZ jANw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739954264; x=1740559064; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1r5FLjAb16UHJNl8Z75yMUTemMbWvcdj0VcymlcBf9g=; b=ebP70s8A58x2P0kX600bnxw4sRRXTU58Qz1CkthakNgKMKJen2CXscli3AwIlfADZ5 fVEh29CyYrRkJc/6M+HJVIFOzCADBvtYAQnnppER9DA19UEfEpvucS7hykX+FqRtrl2l CKX2vMzIfqrRCTuaHkK793/AYdAmG/fimq+j0T04UBGl/sBA3JP+BdXUAgce8/QHv/T0 Uf83FdCqbr32fggMYZna4fDrUih63xhueAI2tQqW0rij6+M5CKzNQR+iaOwGrLypiPcj OXtWNFQujela7cSOiz35f0knlxHeaYBaTpnInWXtzZKFK/Ua3OnSTguVio5vATrS5p+p DlNQ== X-Forwarded-Encrypted: i=1; AJvYcCVtIcqnohtSensnFudHjPo6bUxoZBeFDEPQP7OloZtorUdw1sG/i8f20VEV9Q+0JYT6g9xkZROCAmpX@vger.kernel.org X-Gm-Message-State: AOJu0YxRhQCZSD8VRA/hvas2aZGgEYYOhwtFB7WTn/hDlorlyXLY/SA2 gByiUFB0VmUUvrRDVVjNoTFdfdzL2AuE4ZrXDFyPFjYq+SePon6K X-Gm-Gg: ASbGncs2YhKTltUofY1zJEejEQd2Okhzt2TgljCz72+AAOi1Xi5mWHI1tZJ74rnPvol vCt/6QZR0c8DUNrXmjkJ8rAErEhLcA2C42EY1ck6wFGc01FzVJMCt2ZuUV+JFwlqB8O5p8YjLX6 E+Caa/b2/HGMvZOR4Fg5hMS35k0xg7nEwvTeDVX6oTxop9TWoRqJd+AGTCvaHohLXF7v8QFtS7m FXtoaGDZTsXpKpiI0JqH6dr7snrucJ77SKLJTLHtmJ5rPCWNRgHiwPCnGamsldGP9jkwHYlK8N7 DJPMXE8= X-Google-Smtp-Source: AGHT+IGAUuw9ueH+TNazHTnysxrUBKjPLds2rgaJMOC7Zb9N0PQWptpduYpnX8zIQFopSUxkBjNSvQ== X-Received: by 2002:a05:6512:3e1f:b0:542:6d01:f55c with SMTP id 2adb3069b0e04-5462eed8607mr1057677e87.3.1739954263866; Wed, 19 Feb 2025 00:37:43 -0800 (PST) Received: from xeon.. ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5452d8e54f7sm1692319e87.9.2025.02.19.00.37.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Feb 2025 00:37:42 -0800 (PST) From: Svyatoslav Ryhel To: MyungJoo Ham , Chanwoo Choi , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Svyatoslav Ryhel Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v1 2/2] extcon: Add basic support for Maxim MAX14526 MUIC Date: Wed, 19 Feb 2025 10:37:24 +0200 Message-ID: <20250219083724.56945-3-clamor95@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250219083724.56945-1-clamor95@gmail.com> References: <20250219083724.56945-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The MAX14526 is designed to simplify interface requirements on portable devices by multiplexing common inputs (USB, UART, Microphone, Stereo Audio and Composite Video) on a single micro/mini USB connector. The USB input supports Hi-Speed USB and the audio/video inputs feature negative rail signal operation allowing simple DC coupled accessories. These device allow a single micro/mini USB port to support all the common interfaces on Cellular phones and portable media players over the same external lines. Signed-off-by: Svyatoslav Ryhel --- drivers/extcon/Kconfig | 12 ++ drivers/extcon/Makefile | 1 + drivers/extcon/extcon-max14526.c | 308 +++++++++++++++++++++++++++++++ 3 files changed, 321 insertions(+) create mode 100644 drivers/extcon/extcon-max14526.c diff --git a/drivers/extcon/Kconfig b/drivers/extcon/Kconfig index a6f6d467aacf..1096afc0b5bb 100644 --- a/drivers/extcon/Kconfig +++ b/drivers/extcon/Kconfig @@ -134,6 +134,18 @@ config EXTCON_MAX8997 Maxim MAX8997 PMIC. The MAX8997 MUIC is a USB port accessory detector and switch. =20 +config EXTCON_MAX14526 + tristate "Maxim MAX14526 EXTCON Support" + select IRQ_DOMAIN + select REGMAP_I2C + help + If you say yes here you get support for the Maxim MAX14526 + MUIC device. The MAX14526 MUIC is a USB port accessory + detector and switch. The MAX14526 is designed to simplify + interface requirements on portable devices by multiplexing + common inputs (USB, UART, Microphone, Stereo Audio and + Composite Video) on a single micro/mini USB connector. + config EXTCON_PALMAS tristate "Palmas USB EXTCON support" depends on MFD_PALMAS diff --git a/drivers/extcon/Makefile b/drivers/extcon/Makefile index 0d6d23faf748..6482f2bfd661 100644 --- a/drivers/extcon/Makefile +++ b/drivers/extcon/Makefile @@ -18,6 +18,7 @@ obj-$(CONFIG_EXTCON_MAX3355) +=3D extcon-max3355.o obj-$(CONFIG_EXTCON_MAX77693) +=3D extcon-max77693.o obj-$(CONFIG_EXTCON_MAX77843) +=3D extcon-max77843.o obj-$(CONFIG_EXTCON_MAX8997) +=3D extcon-max8997.o +obj-$(CONFIG_EXTCON_MAX14526) +=3D extcon-max14526.o obj-$(CONFIG_EXTCON_PALMAS) +=3D extcon-palmas.o obj-$(CONFIG_EXTCON_PTN5150) +=3D extcon-ptn5150.o obj-$(CONFIG_EXTCON_QCOM_SPMI_MISC) +=3D extcon-qcom-spmi-misc.o diff --git a/drivers/extcon/extcon-max14526.c b/drivers/extcon/extcon-max14= 526.c new file mode 100644 index 000000000000..5a406eb5994a --- /dev/null +++ b/drivers/extcon/extcon-max14526.c @@ -0,0 +1,308 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * MAX14526 extcon driver to support MUIC + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* I2C addresses of MUIC internal registers */ +#define MAX14526_DEVICE_ID 0x00 +#define MAX14526_ID 0x02 + +/* CONTROL_1 register masks */ +#define MAX14526_CONTROL_1 0x01 +#define ID_2P2 BIT(6) +#define ID_620 BIT(5) +#define ID_200 BIT(4) +#define VLDO BIT(3) +#define SEMREN BIT(2) +#define ADC_EN BIT(1) +#define CP_EN BIT(0) + +/* CONTROL_2 register masks */ +#define MAX14526_CONTROL_2 0x02 +#define INTPOL BIT(7) +#define INT_EN BIT(6) +#define MIC_LP BIT(5) +#define CP_AUD BIT(4) +#define CHG_TYPE BIT(1) +#define USB_DET_DIS BIT(0) + +/* SW_CONTROL register masks */ +#define MAX14526_SW_CONTROL 0x03 +#define SW_DATA 0x00 +#define SW_UART 0x01 +#define SW_AUDIO 0x02 +#define SW_OPEN 0x07 + +/* INT_STATUS register masks */ +#define MAX14526_INT_STAT 0x04 +#define CHGDET BIT(7) +#define MR_COMP BIT(6) +#define SENDEND BIT(5) +#define V_VBUS BIT(4) + +/* STATUS register masks */ +#define MAX14526_STATUS 0x05 +#define DCPORT BIT(7) +#define CHPORT BIT(6) +#define C1COMP BIT(0) + +enum max14526_idno_resistance { + MAX14526_GND, + MAX14526_24KOHM, + MAX14526_56KOHM, + MAX14526_100KOHM, + MAX14526_130KOHM, + MAX14526_180KOHM, + MAX14526_240KOHM, + MAX14526_330KOHM, + MAX14526_430KOHM, + MAX14526_620KOHM, + MAX14526_910KOHM, + MAX14526_OPEN +}; + +enum max14526_field_idx { + VENDOR_ID, CHIP_REV, /* DEVID */ + DM, DP, /* SW_CONTROL */ + MAX14526_N_REGMAP_FIELDS +}; + +static const struct reg_field max14526_reg_field[MAX14526_N_REGMAP_FIELDS]= =3D { + [VENDOR_ID] =3D REG_FIELD(MAX14526_DEVICE_ID, 4, 7), + [CHIP_REV] =3D REG_FIELD(MAX14526_DEVICE_ID, 0, 3), + [DM] =3D REG_FIELD(MAX14526_SW_CONTROL, 0, 2), + [DP] =3D REG_FIELD(MAX14526_SW_CONTROL, 3, 5), +}; + +struct max14526_data { + struct i2c_client *client; + struct extcon_dev *edev; + + struct regmap *regmap; + struct regmap_field *rfield[MAX14526_N_REGMAP_FIELDS]; + + struct gpio_desc *usif_gpio; + struct gpio_desc *dp2t_gpio; + + int last_state; + int cable; +}; + +enum max14526_muic_modes { + MAX14526_OTG =3D MAX14526_GND, /* no power */ + MAX14526_MHL =3D MAX14526_56KOHM, /* no power */ + MAX14526_OTG_Y =3D MAX14526_GND | V_VBUS, + MAX14526_MHL_CHG =3D MAX14526_GND | V_VBUS | CHGDET, + MAX14526_NONE =3D MAX14526_OPEN, + MAX14526_USB =3D MAX14526_OPEN | V_VBUS, + MAX14526_CHG =3D MAX14526_OPEN | V_VBUS | CHGDET, +}; + +static const unsigned int max14526_extcon_cable[] =3D { + EXTCON_USB, + EXTCON_USB_HOST, + EXTCON_CHG_USB_FAST, + EXTCON_DISP_MHL, + EXTCON_NONE, +}; + +static int max14526_ap_usb_mode(struct max14526_data *priv) +{ + struct device *dev =3D &priv->client->dev; + int ret; + + /* Enable USB Path */ + ret =3D regmap_field_write(priv->rfield[DM], SW_DATA); + if (ret) + return ret; + + ret =3D regmap_field_write(priv->rfield[DP], SW_DATA); + if (ret) + return ret; + + /* Enable 200K, Charger Pump and ADC */ + ret =3D regmap_write(priv->regmap, MAX14526_CONTROL_1, + ID_200 | ADC_EN | CP_EN); + if (ret) + return ret; + + dev_dbg(dev, "AP USB mode set\n"); + + return 0; +} + +static irqreturn_t max14526_interrupt(int irq, void *dev_id) +{ + struct max14526_data *priv =3D dev_id; + struct device *dev =3D &priv->client->dev; + int state, ret; + + /* + * Upon an MUIC IRQ (MUIC_INT_N falls), wait at least 70ms + * before reading INT_STAT and STATUS. After the reads, + * MUIC_INT_N returns to high (but the INT_STAT and STATUS + * contents will be held). + */ + msleep(100); + + ret =3D regmap_read(priv->regmap, MAX14526_INT_STAT, &state); + if (ret) + dev_err(dev, "failed to read MUIC state %d\n", ret); + + if (state =3D=3D priv->last_state) + return IRQ_HANDLED; + + /* Detach previous device */ + extcon_set_state_sync(priv->edev, priv->cable, false); + + switch (state) { + case MAX14526_USB: + priv->cable =3D EXTCON_USB; + break; + + case MAX14526_CHG: + priv->cable =3D EXTCON_CHG_USB_FAST; + break; + + case MAX14526_OTG: + case MAX14526_OTG_Y: + priv->cable =3D EXTCON_USB_HOST; + break; + + case MAX14526_MHL: + case MAX14526_MHL_CHG: + priv->cable =3D EXTCON_DISP_MHL; + break; + + case MAX14526_NONE: + default: + priv->cable =3D EXTCON_NONE; + break; + } + + extcon_set_state_sync(priv->edev, priv->cable, true); + + priv->last_state =3D state; + + return IRQ_HANDLED; +} + +static const struct regmap_config max14526_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D MAX14526_STATUS, +}; + +static int max14526_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct max14526_data *priv; + int ret, dev_id, rev, i; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->client =3D client; + i2c_set_clientdata(client, priv); + + priv->regmap =3D devm_regmap_init_i2c(client, &max14526_regmap_config); + if (IS_ERR(priv->regmap)) + return dev_err_probe(dev, PTR_ERR(priv->regmap), "cannot allocate regmap= \n"); + + for (i =3D 0; i < MAX14526_N_REGMAP_FIELDS; i++) { + priv->rfield[i] =3D devm_regmap_field_alloc(dev, priv->regmap, + max14526_reg_field[i]); + if (IS_ERR(priv->rfield[i])) + return dev_err_probe(dev, PTR_ERR(priv->rfield[i]), + "cannot allocate regmap field\n"); + } + + /* Detect if MUIC version is supported */ + ret =3D regmap_field_read(priv->rfield[VENDOR_ID], &dev_id); + if (ret) + return dev_err_probe(dev, ret, "failed to read MUIC ID\n"); + + regmap_field_read(priv->rfield[CHIP_REV], &rev); + + if (dev_id =3D=3D MAX14526_ID) + dev_info(dev, "detected MAX14526 MUIC with id 0x%x, rev 0x%x\n", dev_id,= rev); + else + dev_err_probe(dev, -EINVAL, "MUIC vendor id 0x%X is not recognized\n", d= ev_id); + + priv->edev =3D devm_extcon_dev_allocate(dev, max14526_extcon_cable); + if (IS_ERR(priv->edev)) + return dev_err_probe(dev, (IS_ERR(priv->edev)), + "failed to allocate extcon device\n"); + + ret =3D devm_extcon_dev_register(dev, priv->edev); + if (ret < 0) + return dev_err_probe(dev, ret, "failed to register extcon device\n"); + + ret =3D max14526_ap_usb_mode(priv); + if (ret < 0) + return dev_err_probe(dev, ret, "failed to set AP USB mode\n"); + + regmap_write_bits(priv->regmap, MAX14526_CONTROL_2, INT_EN, INT_EN); + regmap_write_bits(priv->regmap, MAX14526_CONTROL_2, USB_DET_DIS, ~USB_DET= _DIS); + + ret =3D devm_request_threaded_irq(dev, client->irq, NULL, &max14526_inter= rupt, + IRQF_ONESHOT | IRQF_SHARED, client->name, priv); + if (ret) + return dev_err_probe(dev, ret, "failed to register IRQ\n"); + + irq_wake_thread(client->irq, priv); + + return 0; +} + +static int max14526_resume(struct device *dev) +{ + struct i2c_client *client =3D to_i2c_client(dev); + struct max14526_data *priv =3D i2c_get_clientdata(client); + + irq_wake_thread(client->irq, priv); + + return 0; +} + +static SIMPLE_DEV_PM_OPS(max14526_pm_ops, NULL, max14526_resume); + +static const struct of_device_id max14526_match[] =3D { + { .compatible =3D "maxim,max14526-muic" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, max14526_match); + +static const struct i2c_device_id max14526_id[] =3D { + { "max14526_muic" }, + { } +}; +MODULE_DEVICE_TABLE(i2c, max14526_id); + +static struct i2c_driver max14526_driver =3D { + .driver =3D { + .name =3D "max14526-muic", + .of_match_table =3D max14526_match, + .pm =3D &max14526_pm_ops, + }, + .probe =3D max14526_probe, + .id_table =3D max14526_id, +}; +module_i2c_driver(max14526_driver); + +MODULE_AUTHOR("Svyatoslav Ryhel "); +MODULE_DESCRIPTION("MAX14526 extcon driver to support MUIC"); +MODULE_LICENSE("GPL"); --=20 2.43.0