From nobody Fri Dec 19 13:47:43 2025 Received: from mail-lj1-f175.google.com (mail-lj1-f175.google.com [209.85.208.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8BDB4233D7B for ; Mon, 17 Feb 2025 18:56:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739818594; cv=none; b=O20Is+4nr7/2qPyn5o4ndILf8SCsI53Kd2QZxfp3nLSXrFtajF7ejj9ITtrBSrdCaWmL98Cqojv0mQm/OhB/kQHgufaTrISi7guSRnUPpHZJsPwdVKsJZPkEgynSgJimsLwKdxhtgls4RZPhoeyhg5KBczczJEr62ZbvxbSafss= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739818594; c=relaxed/simple; bh=0x/IfIzQT4GRcmYt63ztDRrOia/9PgQl3I9hd35sLvo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ntvq8XjmXH0zu0eiIf+BmFbJ/PtsHVFDVp+Xf8inCeHogisI5trbplSg/NdbCVuXDoW+gTlJK0GxjZbPmDo9SBtK0K6npDTNeOiPNZDwMKLWmut+yAg6+SgkVyhZn9/InnE1HCmqvPbmlVxvFUF+HrjdJMXgv3xPxHyR/lDybog= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xd8eOiZI; arc=none smtp.client-ip=209.85.208.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xd8eOiZI" Received: by mail-lj1-f175.google.com with SMTP id 38308e7fff4ca-3072f8dc069so48046221fa.3 for ; Mon, 17 Feb 2025 10:56:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1739818590; x=1740423390; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=0pGxWBE0LI66StEABXqnTLUKp08JqsNxrWQIe7D1/Nw=; b=xd8eOiZI9gRCUwW7RcdT7LCFz8CzimTSvscg3aeeqKzNoI4Bj5XpQIhGRBfNXR9poE Q4Efn/JYmU4+St6M0irT7ElvyIq6+QG+Rl3EDzt8iD5usHOED6445gizTuxqBcKdzDQz Fw3iwXVcR5q1XkGXbS2UX0W74dsViWSuGbXsKQbqf/xoCp12Xr6S8b1/lUfZXxgzzeUb 0EzX1D+kOYnW87bTT58zgw4jMkBQkPuly+Vdz1DuMtZjUaY1hp7Zl7s8aWQujPtAePW/ Yc3KNCOW3lXF+LMYED/63HMYGaMPXuOWXk6nHJ6XkatbxJNghUUWii3648SsL8m+EV2Z D6NQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739818590; x=1740423390; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0pGxWBE0LI66StEABXqnTLUKp08JqsNxrWQIe7D1/Nw=; b=hoD0ztHK4PvisG/YprDaV1K0BA3mQPFtmTXKkhFgdq68nIa4GlElAFRi/Z87cCJTrr cuWxstG9DJt/9ME0rloxJ6//AWBh6xC/p7hH3n8UOx2MMd3/dm0BOP8CeACAybojnVEC 8OpAcmOh7zqC+jzyhiz9cQZCGuNbc9azGwxO88QY/lSK08/mzh8YkSt0bJkfHxFuF3nm 8pZeNmJVWVVQnl6BcJGdq0zFO7B7LlNSI3e2bNi8SFhH8ISNVBYEtp8ypgBdB2NW//zX sq0e3FaWD+REhBBJaLnF2oyi0OniWu/uch0II0/ZzaVVckr0yydcu6zr+DVTb48A1ZNM hc9g== X-Forwarded-Encrypted: i=1; AJvYcCVFz7rL7L8U7+CW9r9ZTyQgW51z054hVHoy7rIwn5QfSZz9NDlURrUqHMvF4h65LD9HPelWIg+Qa1xWZvA=@vger.kernel.org X-Gm-Message-State: AOJu0YxBLk4C3HM78vvtPVuIiIKhv9Z5Wn1fk/4rXE12DF/9LsduJrkQ Q2m+31QdMUxFBhodldMDCSdLu4+0JAenUIvbVwyHWRqlyePdJ/7pVYfsqLqph6I= X-Gm-Gg: ASbGnctHoCICvfvvZzjZD+fox2URuPK+lIcSTPL7Hp30hH7eqYgfWJySK4NazW340pw X+wEYaju+97T/6y94dwkGEdQ2iZU1RFzllvA/zqf8pmUCsYcqTG7y8hKCuODUAv7BCL8aDRK2RQ oKf94PZciOAAhvgAsqFsN6Hr4X6EX75owoFd3GDvnWSBhDHmFfowoM034ftgLjDQd9m9D1gkrL8 2fhWiGpzYSqf5gu0HMTHkdUNanBB+bx3vyCUpTiXpzRbLBHow2Tp440FUpH5RlA+MBG5Bj7tNz+ 51pAuPB3P8i85t+0QrDG3FBTXdd0FCpvjQzxV3KLeSLAFzrDNvJ9pQ5a6nk= X-Google-Smtp-Source: AGHT+IGwajw4FID+0z/8qxhOVpr1zTF6htKM/XbP6E5mrWtDvi+U2GyBKKs6xRrI34pempDMxcTtqQ== X-Received: by 2002:a05:6512:ba6:b0:545:2fa7:5a8b with SMTP id 2adb3069b0e04-5452fe3aaafmr3831896e87.27.1739818589746; Mon, 17 Feb 2025 10:56:29 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5462006b0ecsm559806e87.160.2025.02.17.10.56.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 17 Feb 2025 10:56:28 -0800 (PST) From: Dmitry Baryshkov Date: Mon, 17 Feb 2025 20:56:17 +0200 Subject: [PATCH 5/6] arm64: dts: qcom: sar2130p: add PCIe EP device nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250217-sar2130p-pci-v1-5-94b20ec70a14@linaro.org> References: <20250217-sar2130p-pci-v1-0-94b20ec70a14@linaro.org> In-Reply-To: <20250217-sar2130p-pci-v1-0-94b20ec70a14@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2579; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=0x/IfIzQT4GRcmYt63ztDRrOia/9PgQl3I9hd35sLvo=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBns4ZRXOd9ZqtUphIXC4hj+NDEExWJk57dly67s WwCzIKxQISJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7OGUQAKCRAU23LtvoBl uKfjEACvUBBHL0bgMi6vB2fzerFZ4siCzVDda/rqN+4TVy+rQjSQg5uDKRE6bh1IUnMcrdaoKTa zKQr4mG4Fm7LrgE7qpSzbhlOT/klwvSksaiZ54EAcRIQSCga27OFcSBhL29Z79JM3OK0WVEyW0S 3sHjS6fNmVuTPJozCkkDHUJxekWEasBDiQ+uiAdszvHgr/FpQxM64yCqAwUPuJJdtMom/H2nGZ9 I2JnNKxN4Gt7x4rkAXVEkxWqHwgLTNa49k3d7uiTCDwxNhQNMZVUtZw0gKjuVtLH0b2FOZWJyFx aXs13tHp2kQ+UK2DI33L7bDy6D0GomI37ix93DRji/MVDxgsetKuuDQOhH1f09Bq8FlTa7XGZAm jdpKnho0SqkjoQQq7q3j3eZ6zjQopoXpkrCxt59937K9lzmijfIytB0lvnmaSjorsoSJ8V5ZjYh yCa/SEsof+zY0qpsyNwg+VJSS97SuKoVtwuGuHXAoQXvwSCg7osKZDZfv/7DvFto/vvZpQajijH ww+gx3Jh/0x6yh7+IkcAlJS5Cm3iMHYILGudJnSQDHeKkcJB6U7wXicr9rTfGmJa4jdkv2pD8d9 IcXmiYDxC1DNQDQ5dedVQropnZcxuYdWLaqizy5eMzrj6RbcFLjYzHWxCPdLduIzWCL90ZcPN5i y5LRF21DHZ+lmVw== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On the Qualcomm AR2 Gen1 platform the second PCIe host can be used either as an RC or as an EP device. Add device node for the PCIe EP. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sar2130p.dtsi | 53 ++++++++++++++++++++++++++++++= ++++ 1 file changed, 53 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sar2130p.dtsi b/arch/arm64/boot/dts/q= com/sar2130p.dtsi index dd832e6816be85817fd1ecc853f8d4c800826bc4..7f007fad6eceebac1b2a863d9f8= 5f2ce3dfb926a 100644 --- a/arch/arm64/boot/dts/qcom/sar2130p.dtsi +++ b/arch/arm64/boot/dts/qcom/sar2130p.dtsi @@ -1474,6 +1474,59 @@ pcie@0 { }; }; =20 + pcie1_ep: pcie-ep@1c08000 { + compatible =3D "qcom,sar2130p-pcie-ep"; + reg =3D <0x0 0x01c08000 0x0 0x3000>, + <0x0 0x40000000 0x0 0xf1d>, + <0x0 0x40000f20 0x0 0xa8>, + <0x0 0x40001000 0x0 0x1000>, + <0x0 0x40200000 0x0 0x1000000>, + <0x0 0x01c0b000 0x0 0x1000>, + <0x0 0x40002000 0x0 0x2000>; + reg-names =3D "parf", "dbi", "elbi", "atu", "addr_space", + "mmio", "dma"; + + clocks =3D <&gcc GCC_PCIE_1_AUX_CLK>, + <&gcc GCC_PCIE_1_CFG_AHB_CLK>, + <&gcc GCC_PCIE_1_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>, + <&gcc GCC_DDRSS_PCIE_SF_CLK>, + <&gcc GCC_AGGRE_NOC_PCIE_1_AXI_CLK>, + <&gcc GCC_CFG_NOC_PCIE_ANOC_AHB_CLK>, + <&gcc GCC_QMIP_PCIE_AHB_CLK>; + clock-names =3D "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "ddrss_sf_tbu", + "aggre_noc_axi", + "cnoc_sf_axi", + "qmip_pcie_ahb"; + + interrupts =3D , + , + ; + interrupt-names =3D "global", "doorbell", "dma"; + + interconnects =3D <&pcie_noc MASTER_PCIE_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_PCIE_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "pcie-mem", "cpu-pcie"; + iommus =3D <&apps_smmu 0x1e00 0x1>; + resets =3D <&gcc GCC_PCIE_1_BCR>; + reset-names =3D "core"; + power-domains =3D <&gcc PCIE_1_GDSC>; + phys =3D <&pcie1_phy>; + phy-names =3D "pciephy"; + + num-lanes =3D <2>; + + status =3D "disabled"; + }; + pcie1_phy: phy@1c0e000 { compatible =3D "qcom,sar2130p-qmp-gen3x2-pcie-phy"; reg =3D <0x0 0x01c0e000 0x0 0x2000>; --=20 2.39.5