From nobody Wed Dec 17 04:56:35 2025 Received: from mx0a-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4105C20896A; Wed, 12 Feb 2025 11:49:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.148.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739360988; cv=none; b=EDfiVjP3m0Nld5fdJ1SVsk46T3KUlbQaqWYUjHsjHwJcgO5xHfgQs07fFz/JoLe7vfqQO+ZeX12PAcQPVI12Mkq3C58kPKhj+MyxCs1e+MC7fTbmlMeVic26kqa8pZE04gfc/3MfLWu4tliU5IUBIj2XnT+vxxFeKdcNRDIurBM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739360988; c=relaxed/simple; bh=YioRn+tWMPGyjT/6Qq3gdtGKTzYM5N1RTAhYIPC00uQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=T93uPoyD3NR6I9y2jaX8jEp6MOazHwxnM8vVFnatdrnP/C7VeVpVsx5nVtA0PXJpfBYGcHtJcS8EmivzxzN3pixhwsCfjtghhFtyBzp95Hz3WoFzPANlyovK36+38QbfXZF0R5a216Dcosf4FdD38ysU8Swu/y8T6LCDjvGr8Q0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=iYhPW2iS; arc=none smtp.client-ip=67.231.148.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="iYhPW2iS" Received: from pps.filterd (m0431384.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51C41KcA002226; Wed, 12 Feb 2025 03:49:36 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=pfpt0220; bh=K A+H+pLDFEkNQASyGxeetEt2/wzD8LGHMUrADvPM+Iw=; b=iYhPW2iSufSFuxHEa pt3fMo3P8YtH6m0lyB/t//l/LJTjutzO51hI1ka5j6lWO+X+BBeCy5viWR7lH8v9 lTmAtvfn5kUOE01rBtzY5I+fgrlzsEVAcLyXPa10XyjTM3O2KlrsD3hjPzYVqLFs /WMb113JgkmwJEy+r4nJGx1/mtsEwI5EEANTBq4dTfPHd2c2eDv68JBd3k2ofuPo sCTuRD3ZwLmZYiLd165lopLzh9ThI2S3VK9Lr9Dl3ksthyJU7Yl3eZJNPjSGKNXI 8PC8b9fiauJlHkZVKVZ1i1WwVmZFPMCJwhoNngtqKeRYo0ymsRdC5bhO/FJ+CRfl xAufA== Received: from dc5-exch05.marvell.com ([199.233.59.128]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 44rm878s3y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 12 Feb 2025 03:49:36 -0800 (PST) Received: from DC5-EXCH05.marvell.com (10.69.176.209) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Wed, 12 Feb 2025 03:49:35 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server id 15.2.1544.4 via Frontend Transport; Wed, 12 Feb 2025 03:49:35 -0800 Received: from virtx40.. (unknown [10.28.34.196]) by maili.marvell.com (Postfix) with ESMTP id 384665B693C; Wed, 12 Feb 2025 03:49:30 -0800 (PST) From: Linu Cherian To: , , CC: , , , , , , , , , , , Linu Cherian Subject: [PATCH v14 1/8] dt-bindings: arm: coresight-tmc: Add "memory-region" property Date: Wed, 12 Feb 2025 17:19:11 +0530 Message-ID: <20250212114918.548431-2-lcherian@marvell.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250212114918.548431-1-lcherian@marvell.com> References: <20250212114918.548431-1-lcherian@marvell.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: QHnXU836-xRtRTyAgdS34wMoccGSA3OA X-Proofpoint-ORIG-GUID: QHnXU836-xRtRTyAgdS34wMoccGSA3OA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-12_04,2025-02-11_01,2024-11-22_01 Content-Type: text/plain; charset="utf-8" memory-region 0: Reserved trace buffer memory TMC ETR: When available, use this reserved memory region for trace data capture. Same region is used for trace data retention after a panic or watchdog reset. TMC ETF: When available, use this reserved memory region for trace data retention synced from internal SRAM after a panic or watchdog reset. memory-region 1: Reserved meta data memory TMC ETR, ETF: When available, use this memory for register snapshot retention synced from hardware registers after a panic or watchdog reset. Reviewed-by: Rob Herring Signed-off-by: Linu Cherian --- Changelog from v13: No changes. .../bindings/arm/arm,coresight-tmc.yaml | 26 +++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml b= /Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml index cb8dceaca70e..4787d7c6bac2 100644 --- a/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml +++ b/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml @@ -101,6 +101,29 @@ properties: and ETF configurations. $ref: /schemas/graph.yaml#/properties/port =20 + memory-region: + items: + - description: Reserved trace buffer memory for ETR and ETF sinks. + For ETR, this reserved memory region is used for trace data capt= ure. + Same region is used for trace data retention as well after a pan= ic + or watchdog reset. + This reserved memory region is used as trace buffer or used for = trace + data retention only if specifically selected by the user in sysfs + interface. + The default memory usage models for ETR in sysfs/perf modes are + otherwise unaltered. + + For ETF, this reserved memory region is used by default for + retention of trace data synced from internal SRAM after a panic + or watchdog reset. + - description: Reserved meta data memory. Used for ETR and ETF sinks + for storing metadata. + + memory-region-names: + items: + - const: tracedata + - const: metadata + required: - compatible - reg @@ -115,6 +138,9 @@ examples: etr@20070000 { compatible =3D "arm,coresight-tmc", "arm,primecell"; reg =3D <0x20070000 0x1000>; + memory-region =3D <&etr_trace_mem_reserved>, + <&etr_mdata_mem_reserved>; + memory-region-names =3D "tracedata", "metadata"; =20 clocks =3D <&oscclk6a>; clock-names =3D "apb_pclk"; --=20 2.34.1