From nobody Thu Dec 18 01:46:17 2025 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 221231C07C6 for ; Mon, 10 Feb 2025 09:32:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739179971; cv=none; b=e0qJZ1fYAQ0T+X64kjBTYo3c11fhXQgnvL8OxqCU6wBvbMLqCyc41gH+IbKBNqE9kkB5k+FSXS4u5rFCCPbb1PpqFP1cjmY4sKIhSHviJ7Gt97vX+GXJMiy/xhmKpmk9B45znXxOBkhKlErtnHnM8vyGPHV2cG6RJTfCslhY5AA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739179971; c=relaxed/simple; bh=6FKLI8BR9LrbuUjWiYTQpzeLNsesqx1ffA2+NHG9+q0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QPEZNw52nqlOsdYVFYamAjjxaTFeF2CjNjU7lkrHBu29MjyUHi6JvXrU97C0rzlbDe1Bs6R/X3MczFgbYitqtSHYyPF6K4bzgVekHaDUN67agm3X1rY5OwlcF/FH2eDaXs+ZgAIG6MwCzxEY5UmP4tvGvcpFiNENnCdA5lP9v8I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=MLZqfyCL; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="MLZqfyCL" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4393dc02b78so5911335e9.3 for ; Mon, 10 Feb 2025 01:32:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1739179968; x=1739784768; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=B7Mf7/b8tRR9xW5dgasegab0Mde3i6bGZYAhw62oPdc=; b=MLZqfyCLbOVk/QhNXdz7HQGceWi5lxWeh6jkMdwCm8XZBBZ5drN1va6gKvgQxU6f0e mpIh87CIpPpj4SbkGFmbuijys218/rrg3bTfqbOWYvmi7LAKqTo8zfV9aMjs7l+IelZl bGw7LWKYNk3bdt8MEbWS9OenYS0UKevdm79oDWZLcJTfkrrHPZb5z6A62lvdZx0XCtao 5olfcfRFVMmRILCPgJNb8Sc4pyzukpPnSC731cvq7uhy8xYnGqHHhfgHPHOekPT2cuD+ BZmX8hu7H/jJJ23O+bmo5UXLUqzQBFbRz0rtawKNT7hxpcbFmVB8GFLYo+Oj5YOdxRgu 2hrw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739179968; x=1739784768; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=B7Mf7/b8tRR9xW5dgasegab0Mde3i6bGZYAhw62oPdc=; b=CCw+nM4PKsVP4u0b4U3GYtmWsM1ggeKcfqbqQUm6P3gA62OcUwRE5guMqkjWVET19y Xe7skdmv9ZKW1vfMJxH4kRlKp2oDjXp9QDB17Vla7BzlBpxigV7Z4C+Qz9De2B1DL+pv XbJ4wYY8IxS1DyRlbkfe+sDedUO0mSYh8iu/U6H+OKgvq2FitD6hnzFkK2qW5rJkpGst gU3iQe3Rlrm+vCr7Cwy82sy260OTbXnCOkg15SoITK5bKV9CVVkJ1K+gyRFmXm3c7oWq 7FrNiG+GT12zSK32db3bRHVVncnJ9pUi3ZPuyTiB9EhimsMabM55EnDYIbvsUI/1Yh1w AAaQ== X-Forwarded-Encrypted: i=1; AJvYcCWaJzn6GaoSyesgDylew/DJIIxo4xW5dE9AmtINXVi+9j+oe9cxh+J+n0TEH9US0lLdxQJk/FZt788XxSU=@vger.kernel.org X-Gm-Message-State: AOJu0YyDadJ6/XSZVDx9vr5cocWK8wNn6EYCaI1sRG03iXmTvLLRAKf3 8fA7k57MbxxISO0QIyCNeaDEQIeMASARdrO8NQpBRz0+bfgHxjZLTAqXImXmE+Y= X-Gm-Gg: ASbGncvdmVlhia9W4iuEiDwUXoE0Uc0aCYfPbvBaiTtiXiozrfdlMAVGRZIr3lObPKL kJZzFDseqcxAff0LTdIhSdkKEDtl/C//121me29TwKlW7QzsdPp1ld7CTkccGhfcl5WuGq7xayO fFSIaHQ1P6RglSxHMNszBGE8mbDhsgOMGV6tLZjqOtCe7PnlLH+QbDaqvpJ/RnNwuBjzuhrfDwp CaSU0MKrDly+q/5w9TVuDX086NV/nQLf7M4QBBkvdh4Mw8hVsnWpVCnuRAEF68w3u4PJbjAhc5o ZEJcYgmIANJutWS9toXSPLdOzI6AFxheNA0Y X-Google-Smtp-Source: AGHT+IFTndcSWfI5oaRE/Yk4AmwYCk2TTxoLS17TnO045AWTTpQhU8hrDcvXFUIacIha8y9Rh24cjw== X-Received: by 2002:a05:600c:1f81:b0:434:f767:68ea with SMTP id 5b1f17b1804b1-4392497dbdbmr113510775e9.5.1739179968306; Mon, 10 Feb 2025 01:32:48 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4391da964e2sm141340895e9.4.2025.02.10.01.32.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 Feb 2025 01:32:47 -0800 (PST) From: Neil Armstrong Date: Mon, 10 Feb 2025 10:32:39 +0100 Subject: [PATCH v3 1/4] dt-bindings: display: qcom,sm8550-mdss: explicitly document mdp0-mem and cpu-cfg interconnect paths Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250210-topic-sm8x50-mdss-interconnect-bindings-fix-v3-1-54c96a9d2b7f@linaro.org> References: <20250210-topic-sm8x50-mdss-interconnect-bindings-fix-v3-0-54c96a9d2b7f@linaro.org> In-Reply-To: <20250210-topic-sm8x50-mdss-interconnect-bindings-fix-v3-0-54c96a9d2b7f@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio , Neil Armstrong X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1922; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=6FKLI8BR9LrbuUjWiYTQpzeLNsesqx1ffA2+NHG9+q0=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnqce8QdvaOHqukMQloNHxUMY3QOwnJoaYNNprKn8N iY0JjaiJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ6nHvAAKCRB33NvayMhJ0awED/ 4xRW3wc2J0soAkiPwhFBNDsJS+LFpMnO+8t6ChgyXGIyn08CvVELsbOi+xAcxvvwRDbVHnmxioHgqe DhNQ5BRTTwzEIHmxPG7/zc4C60SYZX9RvFfbRaVdQqjuto4OWub6YRQXL9pAqFvvh+542UdwssFL9i RRf42lG6RQzryiDSXipivC3g4/xiwVdUx3tRkFR5prIYNb8I/4hIPYNnv+EoXqtCJySmZZunDFePRL 9V782oINlu0BjFzGfNiXPeVoxbHMVwvnMXUYGJKF7EGpHyur4GUvITQu/Nz4jKfPXo5E3gWMm11ENe ZJrOaNTo+k7YLqyzpuxrtWGtVRhqAqtdFVywFRG8Z486z376yI58tPCmnGzwBHmKmMWUJcIcpVnG/e 7hNiHuDxIi2vfPv741Csxh/X7aZknzhet5lcWsQ/YhZmiH4LlQUb/fgN2t06ejihgBVKZ0LR22rzFC HCBv2pJpJgsTzmWNI+6NpHZz0D2DMWX4ZsG9WBRrdPGa6DPjbR2QCZDcozpnwrR0F7uSHLceZmmzf4 uQFkynLNOZnGqI23oHoIChySVi6XcrFNnBIz591bTB0lPPLVMlSM7zLuoiEzKZeFbvqqLVU0JStL1f oT73IMjDltqsvzNqU+NAA42pAHtC9lzaufAcGosCpfBbzDnaf9Ao/0KkRoHg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The mdp1-mem is not supported on the SM8550 SoCs, and having maxItems=3D2 makes the bindings not clear if mdp0-mem/mdp1-mem or mdp0-mem/cpu-cfg is required, so explicitly document the mdp0-mem/cpu-cfg interconnect and add the cpu-cfg path in the example. Suggested-by: Dmitry Baryshkov Signed-off-by: Neil Armstrong Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/display/msm/qcom,sm8550-mdss.yaml | 14 +++++++++-= ---- 1 file changed, 9 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8550-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8550-mdss.yaml index 1ea50a2c7c8e9f420125ad30a80b4ebd05c9367a..59192c59ddb9c126ada43ada143= 0fa7569651f99 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm8550-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8550-mdss.yaml @@ -30,10 +30,14 @@ properties: maxItems: 1 =20 interconnects: - maxItems: 2 + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus =20 interconnect-names: - maxItems: 2 + items: + - const: mdp0-mem + - const: cpu-cfg =20 patternProperties: "^display-controller@[0-9a-f]+$": @@ -91,9 +95,9 @@ examples: reg =3D <0x0ae00000 0x1000>; reg-names =3D "mdss"; =20 - interconnects =3D <&mmss_noc MASTER_MDP 0 &gem_noc SLAVE_LLCC 0>, - <&mc_virt MASTER_LLCC 0 &mc_virt SLAVE_EBI1 0>; - interconnect-names =3D "mdp0-mem", "mdp1-mem"; + interconnects =3D <&mmss_noc MASTER_MDP 0 &mc_virt SLAVE_EBI1 0>, + <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_DI= SPLAY_CFG 0>; + interconnect-names =3D "mdp0-mem", "cpu-cfg"; =20 resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; =20 --=20 2.34.1