From nobody Mon Feb 9 07:54:57 2026 Received: from mail-il1-f201.google.com (mail-il1-f201.google.com [209.85.166.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A266C13BAE3 for ; Sat, 8 Feb 2025 02:01:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738980087; cv=none; b=W6yitNh2MiGNIDJHkpWsYC/3XNOAh37Da1eyexGzrLXsYGZ3R+2ML06GJ5K+tv9dm8W1RDD3Wgp7V4zXfaXUkGbvlU0NhU/U0cjy/uexw8ZHaCKAUPvqW5WdFjtyy9Wz8Fb46kJjJwmH9raKXNm15yHSgtNdhZ2BhLGwbxmaqKw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738980087; c=relaxed/simple; bh=+qAoXvS6xc+m3hsF9w5PjnIq4aq3I0ctOVpDSrBl1Js=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=quTg8zB9nmVPyt647tvHbL3nU2KIXX84QOuJJ824Fb7gDaMqF6FY89RI9JCD7nHjlzBh/ModeClHGZfyH+DXrgDRzplBFqs1L9Tomn4Xp5iaCTvzDQoECpPS/+gvG6FNSuFltacS7bKrM5gQ1A4RTJewrj4IGHEREGfzK2pIu3I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--coltonlewis.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=MJOwVkia; arc=none smtp.client-ip=209.85.166.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--coltonlewis.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="MJOwVkia" Received: by mail-il1-f201.google.com with SMTP id e9e14a558f8ab-3d146e5d6c8so16266585ab.3 for ; Fri, 07 Feb 2025 18:01:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1738980084; x=1739584884; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=4O4akjcxYhNwCefv175mmgU5vTvI8B0CXOe+M7wmIh8=; b=MJOwVkiaTNmmHXpFv7tvDvYSHkOIeeQ8GOYVKIWreZhvgR7iE5rVwvGJPJYzbtbdRY ZfG0PJT8eNunXQTkdnpiz7FbKo0lstO2mNPj85OIGBDkI13bRq7vweLDskr2KUH1OG8U LT1rTQ+oJ1sFIu0tbRTJ9Dx34VSlXNqGMV2gbVgcimn5D6Pwli0s2bws2vNq0YPcdncc 5thRoqlTYP/6D4RuzcUTrILqxzXVMIdEKZFuQxLqN+8sBelEIVcGLFr/UErWYFMJV/g8 oYSchDvC7LKeo+/gaUcnBadyMLvKzDNEMo51LlYrvTV0yQkuQPjWnIvcNFSJkzL05qK/ cZ4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738980084; x=1739584884; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=4O4akjcxYhNwCefv175mmgU5vTvI8B0CXOe+M7wmIh8=; b=uGp5BsDlI5f6f2eNy+Abx904X0p+SYFrdAjmoINd2ebAXZmpX3WTyGxhJX6lwB42Pi BkQ5RlKUGRhdzkct/jpreQsYrjSrgdVK5rAZAxR+vThTHgvoIctmv2zErxhTWFU/RMSZ KYaLUS6OpMMvbAgzMzy7x+Qdxd8aY5ROO2rcEIdGkzKLjUIgti2IUvNq9nqRL1HMerAK gK03ziIFfgilYM3s/mkX0hTb7R3R2EE5U6/P9pgT37XYw9mVTh/IIGwsOyGjQ19wgRZ1 t3YAFS7QUeOXkXLVG5gd4UEUit8WUTJ0Q53UL2dikyl7xPcYLSswaA05nhk/5kruwIwy ptjA== X-Forwarded-Encrypted: i=1; AJvYcCX0yGFobU9Sd0XTfmGwsLfHSllhfjUQR7dn5l+sMX1iPcgjgwVPZz90PB54T+GS4e1UtqZOe3nWaZz1R5U=@vger.kernel.org X-Gm-Message-State: AOJu0Yz08djt+zKkQRraE1Fx6o+C/NZ82v9yj3zkVjVqNac0L1EQt2ht FW0RympJG+AUZmx7jiGYxKATGlG3jGNle7+A1DeKaAaIvPszwKekLAjPakk3S3evI8SAdxXSbGl o3CHwTZED0FNwAE3JOSvG2w== X-Google-Smtp-Source: AGHT+IGWeZpc2qa1ckU4PjgV51Y7Hx9W1wQ1TYRDVmT/vQly3n2guK7Orb67xhImPnqLeWrkenED8+oum8nOVfQ3mw== X-Received: from ilbee27.prod.google.com ([2002:a05:6e02:491b:b0:3ce:69d1:ce53]) (user=coltonlewis job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6e02:17ce:b0:3d0:1bc4:77a0 with SMTP id e9e14a558f8ab-3d13da22469mr48897165ab.0.1738980083677; Fri, 07 Feb 2025 18:01:23 -0800 (PST) Date: Sat, 8 Feb 2025 02:01:08 +0000 In-Reply-To: <20250208020111.2068239-1-coltonlewis@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250208020111.2068239-1-coltonlewis@google.com> X-Mailer: git-send-email 2.48.1.502.g6dc24dfdaf-goog Message-ID: <20250208020111.2068239-2-coltonlewis@google.com> Subject: [RFC PATCH v2 1/4] perf: arm_pmuv3: Generalize counter bitmasks From: Colton Lewis To: kvm@vger.kernel.org Cc: Russell King , Catalin Marinas , Will Deacon , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Zenghui Yu , Mark Rutland , Paolo Bonzini , Shuah Khan , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kvmarm@lists.linux.dev, linux-perf-users@vger.kernel.org, linux-kselftest@vger.kernel.org, Colton Lewis Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" These bitmasks are valid for enable and interrupt registers as well as overflow registers. Generalize the names. Signed-off-by: Colton Lewis --- include/linux/perf/arm_pmuv3.h | 19 +++++++++++++------ 1 file changed, 13 insertions(+), 6 deletions(-) diff --git a/include/linux/perf/arm_pmuv3.h b/include/linux/perf/arm_pmuv3.h index d698efba28a2..c2448477c37f 100644 --- a/include/linux/perf/arm_pmuv3.h +++ b/include/linux/perf/arm_pmuv3.h @@ -223,16 +223,23 @@ ARMV8_PMU_PMCR_X | ARMV8_PMU_PMCR_DP | \ ARMV8_PMU_PMCR_LC | ARMV8_PMU_PMCR_LP) =20 +/* + * Counter bitmask layouts for overflow, enable, and interrupts + */ +#define ARMV8_PMU_CNT_MASK_P GENMASK(30, 0) +#define ARMV8_PMU_CNT_MASK_C BIT(31) +#define ARMV8_PMU_CNT_MASK_F BIT_ULL(32) /* arm64 only */ +#define ARMV8_PMU_CNT_MASK_ALL (ARMV8_PMU_CNT_MASK_P | \ + ARMV8_PMU_CNT_MASK_C | \ + ARMV8_PMU_CNT_MASK_F) /* * PMOVSR: counters overflow flag status reg */ -#define ARMV8_PMU_OVSR_P GENMASK(30, 0) -#define ARMV8_PMU_OVSR_C BIT(31) -#define ARMV8_PMU_OVSR_F BIT_ULL(32) /* arm64 only */ +#define ARMV8_PMU_OVSR_P ARMV8_PMU_CNT_MASK_P +#define ARMV8_PMU_OVSR_C ARMV8_PMU_CNT_MASK_C +#define ARMV8_PMU_OVSR_F ARMV8_PMU_CNT_MASK_F /* Mask for writable bits is both P and C fields */ -#define ARMV8_PMU_OVERFLOWED_MASK (ARMV8_PMU_OVSR_P | ARMV8_PMU_OVSR_C | \ - ARMV8_PMU_OVSR_F) - +#define ARMV8_PMU_OVERFLOWED_MASK ARMV8_PMU_CNT_MASK_ALL /* * PMXEVTYPER: Event selection reg */ --=20 2.48.1.502.g6dc24dfdaf-goog