From nobody Tue Feb 10 08:05:24 2026 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1911422E412 for ; Thu, 6 Feb 2025 13:13:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738847596; cv=none; b=mS6Z8PqAXtwCellUu/sJnT4UEjOYMawp4XHA1pJUd6BPKOhopBoWgUUsC0G8BLGvSDj3qeaggSBqQQBqRZoZZUdn713VHNeDWFFrDPy3lmLmZepIgPTdGQANi9Fib/ex4cV0fT3gh2C0F0SHo5WmFWyppZDF3nCSjDGus0tIkr0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738847596; c=relaxed/simple; bh=K9HkvI4uN9Uo+e9aX/9cHbyPDpUHNNB4CZUEDwOkD+Q=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YUg5NoxnfFWI5UHtCMRB1UB+sfeR50Ro4LBLkT35JNWfJ+tSkmymtXS71F5GSV9dLcBgBQ+QVxGl2anfFTEH2/buXoAxSx/Bucv8W5j1glcJ/Kl3NloOF6sFYplpHYjTvhhw488cwLCJ0OXd1dlP2eG5Juw1sz54CFvJ2ce+eSk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=DgpG9RED; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="DgpG9RED" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-21f3c119fe6so10469115ad.0 for ; Thu, 06 Feb 2025 05:13:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1738847593; x=1739452393; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uRpcrg83W4YC9Q6eBSOmMfqvqVxhGz5np6EgD/qHnrY=; b=DgpG9RED/rOxvgOxcyN9N6uyqH5YNjvFljFynFcpML/I2BUYCRtt07wLnIi9U0Pfr9 SOGY+Yft2/zdg0CZBsebxgLG9SGWJ4ZG4pgB4hPS3gutUELlxJ4dRU8mmwIVmbP0amAb QB8uX+tJGwZRCsKtjs1z25g2r9jriih0GdWC1RKqCImfvSwbLpBDnGECgoSCbxzDtROH Ms3N7V5J/1zaI7UoYsa1a0uQDNtgvnDuiXQt7mbEis5y4cSapbyM0ly7tUHjDtu7FKF6 ctZKHUgFn2+q2TbqPYwwxD+5azEcSF7ferkt/N6itnktxve+CjJ3NPAs1gOYT/HWrTqO yH0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738847593; x=1739452393; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uRpcrg83W4YC9Q6eBSOmMfqvqVxhGz5np6EgD/qHnrY=; b=ozz2g6j20i5+QajIie8rLGqMBbvWhesw0GgTR25wS5PRUXPW9ZWk2d7m92SmEk3pYz UXknSvdlc9RO8PfyrU+fFepAxoMKoCP4xTMifr6TO1yi56vW5yUUKFc2JE0f0rUcs8oO h3Aw5AECfYgkNEB5nd9w+lqfvS0qsNsyC0MMhBfq+4AdhjRYUDTZDLzh4QnjWGUuPz2M l41t2L93Oaf3jtkxHHbozMZf0TB9DevK0DSBME6BVUihK26j8+rcBIVfemI4YmfZ2llO UmUNUBLxTVbBAt7Yei8orpY7S139bPLRdPX3VNJKSSeCpMKnaDC8sWPSUT+2VJ8OsjxM zI6A== X-Forwarded-Encrypted: i=1; AJvYcCXYOaKH6Vid+i3CoTHcB25ulmYoN2bRoJwPC+IkctCQsBnIUhzy9E74k1aeDlcMQpdXiX2Vw7Xmhghyvok=@vger.kernel.org X-Gm-Message-State: AOJu0YwVE3IbAwEvNyO5eWuFuv9/XOofmf4epGKVEtH325c8Coid38Y9 XT4mxJ/lCbqVi+qNeZ4G8kBaQ8mh4XFrTNdEY9mwR9W/iBYY5/try0R+eDTlh+0= X-Gm-Gg: ASbGncteQFf7rm9GhA88zDN+lAvowPZyrt5Fg9SblaA4/1JsLnG6RCDTshCqqS35rNJ GanL80FjfOJbrytKVuzwNli/4MSUKYVsxVPDLGWcHWvPlm1JwICL68i4lY/UA1sHlqp6lJpsXvm JIyDj0/jJxaUgoAlRd6AqXHkpvCSPS2sCYSy4P87ibARfTvXaxYuYULxoFHT4Ba6xU3a9/Cf77E 0JexiFNDCKfreaTqTzR7Yw4LPA8lD8AsqN5YSjdmuAPJzss65isfP11mo/JMYkR8gOWXzXPdMYE +FVCrzs88Cc2qd8QNhXpKNSRjfqFYQkkOB5YCKGbfOdZZUHb2ojfPpjjh1qu7Ew= X-Google-Smtp-Source: AGHT+IHSlKv+WX3I/TgMDMO34ZgxTwNFmFgGoB+Q3vS2y02BNpmlvXFZebCnCofwbuz6K+dOMWGR0w== X-Received: by 2002:a17:902:e5d1:b0:21f:3a7b:f4eb with SMTP id d9443c01a7336-21f3a7bf984mr34756045ad.22.1738847593324; Thu, 06 Feb 2025 05:13:13 -0800 (PST) Received: from dgp100339560-01.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-21f3653afc2sm12237925ad.62.2025.02.06.05.13.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 05:13:12 -0800 (PST) From: Langyan Ye To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dianders@chromium.org Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Langyan Ye Subject: [PATCH v2 1/3] dt-bindings: vendor: add csot Date: Thu, 6 Feb 2025 21:12:58 +0800 Message-Id: <20250206131300.1295111-2-yelangyan@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250206131300.1295111-1-yelangyan@huaqin.corp-partner.google.com> References: <20250206131300.1295111-1-yelangyan@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add "csot" to the Devicetree Vendor Prefix Registry. Signed-off-by: Langyan Ye Acked-by: Conor Dooley Reviewed-by: Douglas Anderson --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 42d14899d584..375f1f7c79ef 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -336,6 +336,8 @@ patternProperties: description: Crystalfontz America, Inc. "^csky,.*": description: Hangzhou C-SKY Microsystems Co., Ltd + "^csot,.*": + description: Guangzhou China Star Optoelectronics Technology Co., Ltd "^csq,.*": description: Shenzen Chuangsiqi Technology Co.,Ltd. "^ctera,.*": --=20 2.34.1 From nobody Tue Feb 10 08:05:24 2026 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC48622FE04 for ; Thu, 6 Feb 2025 13:13:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738847599; cv=none; b=bO27LSyTcujVmdVNOEUorc/0oLKvpc1CHKzkTJICfICR17Fgpj5PnbUG5/9Dsr1SteUc84jvgz8xnPKulbOt+bjlCoKaSaEDnLzRLkoFPHJ6OXhfEl14Dzn1r8QXzN9JdS9SIVLgdAt2+RhIZRNc+zxa3kocKCnmY7Z0Tr2N+mg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738847599; c=relaxed/simple; bh=jK8NJOHWZm36URhFMWSvMnun3oLcAHypEDPr90IqvEw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=M55OgaTY7GyS77LQN+RAxJzDGKGs7lDtB3igA04fvrRszYl9buWofmOnQMd6IAtDokFd5s+cEieyuSnbUNPErIP1Px1Ihq1StJfSWNvFlo8zNuclrCKFbw533ED3PpTilDKB1Ck+ao5pQQuStHoLKX9tQxtlUtizWlgBv+kXrQ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=m8wZWj0M; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="m8wZWj0M" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-2ee9a780de4so1239340a91.3 for ; Thu, 06 Feb 2025 05:13:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1738847597; x=1739452397; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KR6bvb5577L4rReraIvZgFjKc18SS0Qabaw0b2hBG1U=; b=m8wZWj0MGc1Yqyjad6/KObv8e3mO1FvdJ0q+xyPn2zjeMUkT9smbgvqHRVoGOpQsZ6 a7dg8XDc20lHrNDgjst7wff2lZUzb1yzHB0BzCKYi0Z3oEIjMLydFqsAMzayOvzk6AKJ CzNy4sh3D2ULOQHOpJXV+nSSM1E2Pr4IaVyu1LGPDBTxrg8aG92zrkF2D/Ub4KdHLMfQ CeZs3am5kOdLgCl5LzRFiMq95/DCAncwSUZSJMCw7PTaltS4umsOohYQx8Z3KEhRxCt1 uAtdCd+4jS40srxzQ6VT81T9g66Yc3wxNJiJXrzMPyLvslJbRYaSLKRRpPR/Sjg5K8b7 HTmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738847597; x=1739452397; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=KR6bvb5577L4rReraIvZgFjKc18SS0Qabaw0b2hBG1U=; b=ImhsIA4j6Y31HWFsM9jpmmhQw76rOy+EzekIaj+Ln8QJOoqDtyAgqxnNjU8pMYGvwO 4HYQbqG2CJkboKJzOou4Lxm7QaTnhKh2k9lSD1kRgO5VdzkqPE9KenoQIvt8Mr/6HQvi OjaqRnZQcgrYQ+sYIY/G2GsvziCPIt9eZezORGIexJsqL4wMK2AIwG5tRk80E81PVpFv /tnOvzcKnNoynVtIs6YaelzJlwWT/yNPIeX36YUhSYfcrguxlvw9QyRy5OVjtFEnwJrG 8AbaH51JFogWvmSA83reY7y2G/UqmJ4SdqgmNgV9qSvi3tf9K2xv5UnB6eRvEMPC4Kta QcEw== X-Forwarded-Encrypted: i=1; AJvYcCUTWhlYDGmnMtRK9uZsAeBL5RKAbvDVmVCDxeP26NGj1iGcZLTpI+JlhzjyH40jXGzBDiS0/bdrgkjYa60=@vger.kernel.org X-Gm-Message-State: AOJu0YxKVnxj8HAIZ9YlRzE9kif59lEopqcPwKLQ0pmwK2+gXxgHUQCR U0djo9rnTf5ULOteO4lR4weE8i4ebSGo9cv7ABYnqwdyhlq7XUVu9cf79bH+SCs= X-Gm-Gg: ASbGnctMUVmDUjpgmTU+h1qKcD5Brpo2yScPrV+8t2+kngK6ikIYmR53rwVdp2Ivf/f aT3T022WdtLs8rByDn1pa7etd7hITsGrg1iBNDq+WG7JtB0ITzGo5UkgmvWQV0d8rxEseijeQ0Q wmJpfT5sGjD2+Yyb5X9NjA5wG+5qRLlver6RjC+fjRGonpDQliAO7CMDihEFJhZMRZXjJP99YOQ OlxODcs0X0iRNZKn6yHM17IVckQg6QfLl7+ibWp+JYfg5vdfqAPX4TUjY8Z2Ga0Zm4EpviZP+A6 mvvNeziQjdsTMRSO9YeaNEnHCleJ/PSaRQVyGSuiKIjDad/TOyusnMMn3kul7mE= X-Google-Smtp-Source: AGHT+IEeP4W9/tywc5ydRSYsXCTBvBKkM6gGNs7RhK3amCq8atrSM8kmtYxSMdc0gY5vOMT2Nun1AA== X-Received: by 2002:a17:90b:394e:b0:2ee:44ec:e524 with SMTP id 98e67ed59e1d1-2f9e0834a1fmr10732218a91.35.1738847596801; Thu, 06 Feb 2025 05:13:16 -0800 (PST) Received: from dgp100339560-01.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-21f3653afc2sm12237925ad.62.2025.02.06.05.13.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 05:13:16 -0800 (PST) From: Langyan Ye To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dianders@chromium.org Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Langyan Ye Subject: [PATCH v2 2/3] dt-bindings: display: panel: Add compatible for CSOT PNA957QT1-1 Date: Thu, 6 Feb 2025 21:12:59 +0800 Message-Id: <20250206131300.1295111-3-yelangyan@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250206131300.1295111-1-yelangyan@huaqin.corp-partner.google.com> References: <20250206131300.1295111-1-yelangyan@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a new compatible for the panel CSOT PNA957QT1-1. This panel uses HX83102 IC, so add the compatible to the hx83102 binding files. Signed-off-by: Langyan Ye Acked-by: Conor Dooley Reviewed-by: Douglas Anderson --- .../devicetree/bindings/display/panel/himax,hx83102.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/display/panel/himax,hx83102.= yaml b/Documentation/devicetree/bindings/display/panel/himax,hx83102.yaml index c649fb085833..d876269e1fac 100644 --- a/Documentation/devicetree/bindings/display/panel/himax,hx83102.yaml +++ b/Documentation/devicetree/bindings/display/panel/himax,hx83102.yaml @@ -18,6 +18,8 @@ properties: - enum: # Boe nv110wum-l60 11.0" WUXGA TFT LCD panel - boe,nv110wum-l60 + # CSOT pna957qt1-1 10.95" WUXGA TFT LCD panel + - csot,pna957qt1-1 # IVO t109nw41 11.0" WUXGA TFT LCD panel - ivo,t109nw41 # STARRY himax83102-j02 10.51" WUXGA TFT LCD panel --=20 2.34.1 From nobody Tue Feb 10 08:05:24 2026 Received: from mail-pl1-f180.google.com (mail-pl1-f180.google.com [209.85.214.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2240022F141 for ; Thu, 6 Feb 2025 13:13:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738847603; cv=none; b=uIHu/HfYTwm1uX6aSGSGB0Yrm6UwTjmn5knzWj35fiNHjNij14nb63dH2dUT3uIe1RCUx+PGj08DOsJZ+QQlgdrSkBSLrcKgomNYyUaQQtqAAVMbvYayRUrENLZZI1pcAlsiQKfJ4+LH3E6iVwUl/+JqRFgkrtKE854PexiULuo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738847603; c=relaxed/simple; bh=IlSeAVuOn+5eSu5u1MtrG/+GgMVa1Kbx2Vbowshsy+s=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=QZKpiOBfK2BOvMzIg+WvvV569H2SuaQiGKwYi6HeX1xWsdFQhxJ43gUIJft2FN3UQtM5oaqF8QaKQ+wTNC9oqDJtNRm5CEULfDo6dLpGa49RFo2Dkc1NpsrZ6l1BqzdOkHCZWTp0p4SsPasJH7Mwvvcm52Nj9zWnyQB+4z1I7hc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=tjS0oVaS; arc=none smtp.client-ip=209.85.214.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="tjS0oVaS" Received: by mail-pl1-f180.google.com with SMTP id d9443c01a7336-21f2339dcfdso12976375ad.1 for ; Thu, 06 Feb 2025 05:13:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1738847600; x=1739452400; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6GdfCBoc4GWVpHZF4nYGf4TiZnJ1DUCioOYo7wOpOZY=; b=tjS0oVaSlpyEyL/OuWqi93tVxmxT+RI8Aofj2jP3M6a4JqRSayMhB37n9aLYBhExMW pWW7Ytbnij1/T9LCuJD312JYA++AotLctD7nlqxLpaIp7xpODDgSbxycUS76rG2N+9LU xzn35Oof1jmf8dd67Yjxfb2n9U6GcTbAKSOghub2Hf2d+lv/jYK+8RX5s/lhxRlQP/74 8PINrAAx2nqBJDo/yQ0jtt9Wqrbl96BILBhyzImrgPWCfvlSbDS+PBsgcAKFYdnxuyy8 /ce1Hcj0MByOP/n4LU3813e26TvnvWfrcuVVaxxaJ2IrjjEZucYwxoxuopfjl1jKBQsb NUtg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738847600; x=1739452400; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6GdfCBoc4GWVpHZF4nYGf4TiZnJ1DUCioOYo7wOpOZY=; b=ASjQokVbzGGSkOA/W0UDQ284O2DXASxT10COcF8w9Rd3YIkIMYzudFeYPPqAOVnowR O3r3pNDqoCuxPiHXtqyB9qxeSHjCSkAmJsEUH/CoX9QGAYoPul1KioHeXpUjBcgonqqO 0eej3Heo24j+TA8AshhkF5oHi9ZigbLvOeYuBjckRdmpTdXMNaFGtk8UABzDoOLrbXUf B6kYcYUFfD+0k44UYtOQqxB5J6wuqqHa1O+FUbHFMupnFTtCRrIIGpiy79ZHwagzAB9s dWxMuffFvC1kJTGbsDwDQYUaOySkBN0zaRzBchCKqdkPiaU64ik/gXGFUkhyeDbO0Tjk iSGw== X-Forwarded-Encrypted: i=1; AJvYcCVJDYNk49/LUwn8/c48XnthVLL5gibpaBRTSCpkQfDx0NsdkOUV1OlsDlNU51W1uPm7PnJl2qmURESypvU=@vger.kernel.org X-Gm-Message-State: AOJu0Yx4uFxpPkko9lAsNSxoFjdyVt0sjKSM5f1k8L37RGeMeprac9In bEp9+XJgwnJuWnFp95CAs8xK3TqWt8qLc3jnRKYJik0YVOw7hdLpGQz+IHdvNgI= X-Gm-Gg: ASbGnctNH+mDhrk6bEQIXKbce8AoR7jfCpmp96hWHBP+eE2uBxD2Xa+ptCj0QVeGOEa nKP0SnEUJFLBdsuJ5iE7S8J1AmGyQNsFt43qcQSdiccquatPSALMDCkx04lBYwcBgVarM9Mf/AC QMjGtxbEci5zi51tPRWCjOzdrrVSKojQltpHUnWMqxhqEyQMPHk2lMaVJV0Lq5S9uJsyFSFxUOJ VkcBv+pMqVoYq9GN9eemGOKwBy8v+2YjwDsSJ+gGHuuLanvo2+I0PApex1vGiwYA5PXujKLt2KB qsyXOjxEeJO9ljJ5LLY/C85r+0cwpZrTwBYlo0IWT5u/DN4aHkDDp4cdsCTlAMQ= X-Google-Smtp-Source: AGHT+IE9H1bpRdEntqqbH6MIaeTy9mrtiAgOFBRV831HHWJQMJLIAW3ZrkPOjRN9d58DpxmtTF7JzQ== X-Received: by 2002:a17:903:2f8a:b0:215:a303:24e9 with SMTP id d9443c01a7336-21f2f1452ddmr62574205ad.3.1738847600279; Thu, 06 Feb 2025 05:13:20 -0800 (PST) Received: from dgp100339560-01.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-21f3653afc2sm12237925ad.62.2025.02.06.05.13.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 05:13:19 -0800 (PST) From: Langyan Ye To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dianders@chromium.org Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Langyan Ye Subject: [PATCH v2 3/3] drm/panel: panel-himax-hx83102: support for csot-pna957qt1-1 MIPI-DSI panel Date: Thu, 6 Feb 2025 21:13:00 +0800 Message-Id: <20250206131300.1295111-4-yelangyan@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250206131300.1295111-1-yelangyan@huaqin.corp-partner.google.com> References: <20250206131300.1295111-1-yelangyan@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The csot-pna957qt1-1 is a 10.95" TFT panel. The MIPI controller on this panel is the same as the other panels here, so add this panel to this driver. Signed-off-by: Langyan Ye Reviewed-by: Douglas Anderson Reviewed-by: Neil Armstrong --- drivers/gpu/drm/panel/panel-himax-hx83102.c | 123 ++++++++++++++++++++ 1 file changed, 123 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-himax-hx83102.c b/drivers/gpu/drm/= panel/panel-himax-hx83102.c index 8b48bba18131..ba5e5b7df5fc 100644 --- a/drivers/gpu/drm/panel/panel-himax-hx83102.c +++ b/drivers/gpu/drm/panel/panel-himax-hx83102.c @@ -43,6 +43,7 @@ #define HX83102_SETGIP1 0xd5 #define HX83102_SETGIP2 0xd6 #define HX83102_SETGIP3 0xd8 +#define HX83102_UNKNOWN_D9 0xd9 #define HX83102_SETGMA 0xe0 #define HX83102_UNKNOWN_E1 0xe1 #define HX83102_SETTP1 0xe7 @@ -291,6 +292,103 @@ static int boe_nv110wum_init(struct hx83102 *ctx) return dsi_ctx.accum_err; }; =20 +static int csot_pna957qt1_1_init(struct hx83102 *ctx) +{ + struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D ctx->dsi }; + + msleep(60); + + hx83102_enable_extended_cmds(&dsi_ctx, true); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc4); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_D9, 0xd2); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, 0x2c, 0xb3, 0xb3= , 0x31, 0xf1, 0x33, + 0xe0, 0x54, 0x36, 0x36, 0x3a, 0x3a, 0x32, 0x8b, 0x11, 0xe5, + 0x98); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xd9); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, 0x8b, 0x33); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETDISP, 0x00, 0x47, 0xb0,= 0x80, 0x00, 0x2c, + 0x80, 0x3c, 0x9f, 0x22, 0x20, 0x00, 0x00, 0x98, 0x51); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCYC, 0x41, 0x41, 0x41, = 0x41, 0x64, 0x64, + 0x40, 0x84, 0x64, 0x84, 0x01, 0x9d, 0x01, 0x02, 0x01, 0x00, + 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETVDC, 0x1b, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_BE, 0x20); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPTBA, 0xfc, 0xc4, 0x80,= 0x9c, 0x36, 0x00, + 0x0d, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSTBA, 0x32, 0x32, 0x22,= 0x11, 0x22, 0xa0, + 0x31, 0x08, 0xf5, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xcc); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTCON, 0x80); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc6); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETRAMDMY, 0x97); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPWM, 0x00, 0x1e, 0x13, = 0x88, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCLOCK, 0x08, 0x13, 0x07= , 0x00, 0x0f, + 0x36); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPANEL, 0x02, 0x03, 0x44= ); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPCTRL, 0x07, 0x06, 0x00= , 0x02, 0x04, 0x2c, + 0xff); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP0, 0x06, 0x00, 0x00,= 0x00, 0x40, 0x04, + 0x08, 0x04, 0x08, 0x37, 0x07, 0x44, 0x37, 0x2b, 0x2b, 0x03, + 0x03, 0x32, 0x10, 0x22, 0x00, 0x25, 0x32, 0x10, 0x29, 0x00, + 0x29, 0x32, 0x10, 0x08, 0x00, 0x08, 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP1, 0x18, 0x18, 0x18,= 0x18, 0x18, 0x18, + 0x18, 0x18, 0x18, 0x18, 0x07, 0x06, 0x07, 0x06, 0x05, 0x04, + 0x05, 0x04, 0x03, 0x02, 0x03, 0x02, 0x01, 0x00, 0x01, 0x00, + 0x18, 0x18, 0x25, 0x24, 0x25, 0x24, 0x1f, 0x1f, 0x1f, 0x1f, + 0x1e, 0x1e, 0x1e, 0x1e, 0x20, 0x20, 0x20, 0x20); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0x0a, 0x2a, 0xaa,= 0x8a, 0xaa, 0xa0, + 0x0a, 0x2a, 0xaa, 0x8a, 0xaa, 0xa0); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGMA, 0x0a, 0x0e, 0x1a, = 0x21, 0x28, 0x46, + 0x5c, 0x61, 0x63, 0x5e, 0x78, 0x7d, 0x80, 0x8e, 0x89, 0x90, + 0x98, 0xaa, 0xa8, 0x52, 0x59, 0x60, 0x6f, 0x06, 0x0a, 0x16, + 0x1d, 0x24, 0x46, 0x5c, 0x61, 0x6b, 0x66, 0x7c, 0x7d, 0x80, + 0x8e, 0x89, 0x90, 0x98, 0xaa, 0xa8, 0x52, 0x59, 0x60, 0x6f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, 0xe0, 0x10, 0x10, = 0x0d, 0x1e, 0x9d, + 0x02, 0x52, 0x9d, 0x14, 0x14); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, 0x01, 0x7f, 0x11= , 0xfd); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc5); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETMIPI, 0x4f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCLOCK, 0x86); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_D2, 0x64); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc5); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP0, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0x0a, 0x2a, 0xaa,= 0x8a, 0xaa, 0xa0, + 0x0a, 0x2a, 0xaa, 0x8a, 0xaa, 0xa0, 0x05, 0x15, 0x55, 0x45, + 0x55, 0x50, 0x05, 0x15, 0x55, 0x45, 0x55, 0x50); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, 0x02, 0x00, 0x24, = 0x01, 0x7e, 0x0f, + 0x7c, 0x10, 0xa0, 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCLOCK, 0x03, 0x07, 0x00= , 0x10, 0x7b); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0x0f, 0x3f, 0xff,= 0xcf, 0xff, 0xf0, + 0x0f, 0x3f, 0xff, 0xcf, 0xff, 0xf0); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, 0xfe, 0x01, 0xfe, = 0x01, 0xfe, 0x01, + 0x00, 0x00, 0x00, 0x23, 0x00, 0x23, 0x81, 0x02, 0x40, 0x00, + 0x20, 0x9d, 0x02, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x01, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETDISP, 0x66, 0x81); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc6); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCYC, 0x03, 0xff, 0xf8); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0x0a, 0x2a, 0xaa,= 0x8a, 0xaa, 0xa0, + 0x0a, 0x2a, 0xaa, 0x8a, 0xaa, 0xa0, 0x0f, 0x2a, 0xaa, 0x8a, + 0xaa, 0xf0, 0x0f, 0x2a, 0xaa, 0x8a, 0xaa, 0xf0, 0x0a, 0x2a, + 0xaa, 0x8a, 0xaa, 0xa0, 0x0a, 0x2a, 0xaa, 0x8a, 0xaa, 0xa0); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00); + hx83102_enable_extended_cmds(&dsi_ctx, false); + + mipi_dsi_msleep(&dsi_ctx, 60); + + return dsi_ctx.accum_err; +}; + static int ivo_t109nw41_init(struct hx83102 *ctx) { struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D ctx->dsi }; @@ -440,6 +538,28 @@ static const struct hx83102_panel_desc boe_nv110wum_de= sc =3D { .init =3D boe_nv110wum_init, }; =20 +static const struct drm_display_mode csot_pna957qt1_1_default_mode =3D { + .clock =3D 177958, + .hdisplay =3D 1200, + .hsync_start =3D 1200 + 124, + .hsync_end =3D 1200 + 124 + 80, + .htotal =3D 1200 + 124 + 80 + 40, + .vdisplay =3D 1920, + .vsync_start =3D 1920 + 88, + .vsync_end =3D 1920 + 88 + 8, + .vtotal =3D 1920 + 88 + 8 + 38, + .type =3D DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED, +}; + +static const struct hx83102_panel_desc csot_pna957qt1_1_desc =3D { + .modes =3D &csot_pna957qt1_1_default_mode, + .size =3D { + .width_mm =3D 147, + .height_mm =3D 235, + }, + .init =3D csot_pna957qt1_1_init, +}; + static const struct drm_display_mode ivo_t109nw41_default_mode =3D { .clock =3D 167700, .hdisplay =3D 1200, @@ -681,6 +801,9 @@ static const struct of_device_id hx83102_of_match[] =3D= { { .compatible =3D "boe,nv110wum-l60", .data =3D &boe_nv110wum_desc }, + { .compatible =3D "csot,pna957qt1-1", + .data =3D &csot_pna957qt1_1_desc + }, { .compatible =3D "ivo,t109nw41", .data =3D &ivo_t109nw41_desc }, --=20 2.34.1