From nobody Mon Feb 9 07:19:38 2026 Received: from freeshell.de (freeshell.de [116.202.128.144]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D7DB529405; Mon, 3 Feb 2025 01:42:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=116.202.128.144 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738546922; cv=none; b=Q2itdJUS8j38R1Xwuy09ffoQysfG8hxgO7YHISNxdHgsCLAytMFDd1FoMkIdB2JZJOa/glEK4HU43+SdNEJNKklMKMEjNRYX2jcnuPjeagsGlufvgdIASDXev30e0G/S4wwF9/rykQB+WmdPRicDNN1QkVRR3/6ubo7e62DOzUE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738546922; c=relaxed/simple; bh=+ov9ZGTcqH/p4yAF3skP4VG+WvUTp6Z1mnMckCnIoaU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kH5cqXsyWA03pEXvY4nrhr4gMIHuc6hQ6wa3mXzJ8GxJIqe2MoKPWiPSrS87E3SaavpvpuYVkYOw/h9W0eT/EKopyXoSVcCptvl2OV9wAmTYGxp5xaCI1CScFyrUg390YFn2IX4/f+aSy2rQn1qTyXYMBrel9Z5YomL5RjY/d+k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=freeshell.de; spf=pass smtp.mailfrom=freeshell.de; arc=none smtp.client-ip=116.202.128.144 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=freeshell.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=freeshell.de Received: from hay.lan. (unknown [IPv6:2605:59c0:20f3:a400:6ecf:39ff:fe00:8375]) (Authenticated sender: e) by freeshell.de (Postfix) with ESMTPSA id 4F7DEB2268D3; Mon, 3 Feb 2025 02:41:55 +0100 (CET) From: E Shattow To: Conor Dooley , Emil Renner Berthing , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, E Shattow Subject: [PATCH v2 3/5] riscv: dts: starfive: jh7110-common: assign 24MHz clock-frequency to uart0 Date: Sun, 2 Feb 2025 17:37:09 -0800 Message-ID: <20250203013730.269558-4-e@freeshell.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250203013730.269558-1-e@freeshell.de> References: <20250203013730.269558-1-e@freeshell.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Set uart0 clock-frequency for better compatibility with operating system and downstream boot loader SPL secondary program loader. Signed-off-by: E Shattow Reviewed-by: Hal Feng --- arch/riscv/boot/dts/starfive/jh7110-common.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv/b= oot/dts/starfive/jh7110-common.dtsi index 8a59c3001339..6bb13af82147 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi @@ -635,6 +635,7 @@ GPOEN_DISABLE, }; =20 &uart0 { + clock-frequency =3D <24000000>; pinctrl-names =3D "default"; pinctrl-0 =3D <&uart0_pins>; status =3D "okay"; --=20 2.47.2