From nobody Mon Feb 9 12:08:56 2026 Received: from mail-lj1-f174.google.com (mail-lj1-f174.google.com [209.85.208.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7339021B1BF for ; Fri, 24 Jan 2025 11:14:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737717282; cv=none; b=LG4D7P7j7PpY9kjhdHMMn7b1b88rrBhTzaMYQHLmQ/Al32wjBDmd2YSEGcIhFjjgQvhhQTkX71jjmsq7ZoFucNiQ3Lwbup9+F3b3Ov6+AEDTZiR7vyODAeeDXa4GQIYhrXetZbZnttsFvO2pLRr0YKZun+UG/9l0Fxmvin+UTzo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737717282; c=relaxed/simple; bh=YiER9uGGuMLloEwX06ETqf8kcBguXBtNB7NcpB3/rSM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=juk7OlYTG8TFMPNQWHHdfOmsfQt68YsEzFCs9RusTIysR/eoPc9g2CejviUVAn4ASrs6ISTcbnl+YeyEAnhhuKxHca8+eyZPbJajcsEoGXaGDBFCQ4iHXl8VzCJljfhEXLFWOL6BPfshEPTuW7jc+rM2xbsxdry8w0lN78GyXFU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=uyHm/SHz; arc=none smtp.client-ip=209.85.208.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="uyHm/SHz" Received: by mail-lj1-f174.google.com with SMTP id 38308e7fff4ca-30034ad2ca3so14459991fa.1 for ; Fri, 24 Jan 2025 03:14:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737717278; x=1738322078; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Fwj+mo5UAroSLJxp5Ewzj53zIrMhEzrxypv3EzqL7vc=; b=uyHm/SHzNgu8qrMipfl6NIGlqpZSnpfVSC8I5ecAg8mYKOC76eNasIkI4PARAQiJe3 5e+6dAdspZVF0Pz23IM0VM12olZD4X3D03CKkE282h9vF2MmUSqG8o9Bow32S1UjYYGU BdpzpfhhVCLxYnfDRpvtPWjTxY+iqcTrQ32wNmn/4x4H/X4Zr0oxUO7+5qyx3d0yfAab jyAkASrdY948+J6F0ZD5yN9eDEIoM6m7EDks54sU21HgZHFwTbpZHERgjP1uy2x5QM/J glX5wLr1sjuug7lda8PJQRZpDaTyCt2SymIrreizQywuCx2cGMqsNjTI2HiICVJEj0tN d+XA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737717278; x=1738322078; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Fwj+mo5UAroSLJxp5Ewzj53zIrMhEzrxypv3EzqL7vc=; b=LdwQiuRND/Bi8nmU3hWOn7sS0+Wi/tfaHNS1HOzCyhv2rKef5nI4iRTLeaoDvZVuMO nLL8sV1WAjPiawN2jXNmX7CDPAWrCXFNXweTL+xdhhkc4m960zmZvjqE0tv6hdBiU0eo Z7t3i8s/B5+lW1UH4U/ej4vwmKaKlIl1coBBT/Gp2HPOsjnRGxe6MCgottT6bpz6LxlK kW2lqzqNHuJ9kcA+yMeVvqxlCh7jbPA/OXEFNcwU8mrWHPeIj11Nnr/dfTl8Dp1G2NUm eH9G6DjgEJj1mWWY9S6D73ehNPYQU14hfafiby+FqUcprzi6NQPGsL+bglm88zg9AcRd XsMg== X-Forwarded-Encrypted: i=1; AJvYcCUciu43Wp5iCBMdLrlp5r6O04ZoPomGwYpcB3CbxYjOyalRnyZh9GSutzsq7G43hu8FUDnXiNci3mACUMk=@vger.kernel.org X-Gm-Message-State: AOJu0YyZ7wpG0wVDwIMvkMEKuNOeTp5eFC2mFkTs/JtEvDaD2B/Wb+W8 /XOKLOIbX8j70xqTsrxKp91PLMzJEbU2lYvamOjXamRueoe19jAkvvh1OG0c+Sg= X-Gm-Gg: ASbGnctVjahJl8V5zhpKPL5PY4yVERZqOkmgBO1dwPqwuS4ukqrrKrwaoeRRNRkKoha RYE+zlVfg6An0TKy4pS+RPg+WAtduVlVQUclNs3ju0A/ZYE43potpAva2BW8QI1JymU0lrZesKL WsdlLTTcnuNMxYx7yDavK70fen6c+W4qk0BVvqdZ2U72/UFZ2akxhA2ShYsQ+qt+gbaIea/DC6e uisA3Ceu3bl1uxJRDXcX2PGoWKR0n8snGYBie+KhNsTFThj4Wek3NR7oAWo8ypQyMpXqq13S+N6 EDx+uhwh0z11 X-Google-Smtp-Source: AGHT+IF+hU0ZazCKVSv6vYDDyjuO4CTENcYUETOBAM8LkY/QMiYkhDEDR5ndt0J3TA6a6cqVWwwrEQ== X-Received: by 2002:a2e:a4b8:0:b0:307:2b3e:a4a9 with SMTP id 38308e7fff4ca-3072ca9c335mr96093661fa.20.1737717278457; Fri, 24 Jan 2025 03:14:38 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-3076bacba5esm3289701fa.36.2025.01.24.03.14.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jan 2025 03:14:37 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 24 Jan 2025 13:14:22 +0200 Subject: [PATCH 4/6] drm/msm/dpu: move CTM check to drm_crtc_helper.atomic_needs_modeset Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250124-atomic-needs-modeset-v1-4-b0c05c9eda0f@linaro.org> References: <20250124-atomic-needs-modeset-v1-0-b0c05c9eda0f@linaro.org> In-Reply-To: <20250124-atomic-needs-modeset-v1-0-b0c05c9eda0f@linaro.org> To: Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Dave Airlie , Jocelyn Falempe , Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , Kalyan Thota Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2997; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=YiER9uGGuMLloEwX06ETqf8kcBguXBtNB7NcpB3/rSM=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnk3YV5nq8F9m0El+GSJKXaPPIb12nQcNBZmQDv tOzihmqah2JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ5N2FQAKCRCLPIo+Aiko 1e4cCACDuTp4Lz5Xz6+mOmcEorb5i8LjmnEd0GHFi0favS9T4leDhX3UvxN1wnDqIT7/IbQ14KA IvYZOrh5j7JLlzZhKJaGSwbv7qEZqsD/OULP/+gTbyTEjwZjY4kOKBzoSdAv8gEZMwEdYkrlOzU 9FKe5VDy46cVYMrr2ekbdX0RNBD1qNrRLCZisI/vxIoZlWCSV/NX8jQvYxcbZLCyJ8F5biUbQn/ HlN9vXvPj/9esINrbv3gKi4aC5LKw1oiPVnJJS40HeyQ1u0dY+UwAnxvEnsMJsZZitQi08XsZL8 a3rVkeRPgkEvPL6XVJxU5yeXZ68SW5WD1rr2TipPVLU3Rttd X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A For the msm/dpu driver if the CTM gets enabled or disabled, the CRTC should perform resource reallocation (to get or to free the DSPP). This requires performing a full CRTC modeset. Current code sets drm_crtc_state.mode_changed from the msm_atomic_check(), from the generic code path. Move the check to the new atomic_needs_modeset() callback, removing the need to set the flag from the generic code path. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 15 +++++++++++++++ drivers/gpu/drm/msm/msm_atomic.c | 11 +---------- 2 files changed, 16 insertions(+), 10 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c b/drivers/gpu/drm/msm= /disp/dpu1/dpu_crtc.c index 65e33eba61726929b740831c95330756b2817e28..9a990386570e037f2b1c994a014= 0f2b7c4c84669 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c @@ -1189,6 +1189,20 @@ static bool dpu_crtc_needs_dirtyfb(struct drm_crtc_s= tate *cstate) return false; } =20 +static bool dpu_crtc_atomic_needs_modeset(struct drm_crtc *crtc, + struct drm_atomic_state *state) +{ + struct drm_crtc_state *old_crtc_state, *new_crtc_state; + + if (!state->allow_modeset) + return false; + + old_crtc_state =3D drm_atomic_get_old_crtc_state(state, crtc); + new_crtc_state =3D drm_atomic_get_new_crtc_state(state, crtc); + + return !!old_crtc_state->ctm !=3D !!new_crtc_state->ctm; +} + static int dpu_crtc_reassign_planes(struct drm_crtc *crtc, struct drm_crtc= _state *crtc_state) { int total_planes =3D crtc->dev->mode_config.num_total_plane; @@ -1535,6 +1549,7 @@ static const struct drm_crtc_funcs dpu_crtc_funcs =3D= { static const struct drm_crtc_helper_funcs dpu_crtc_helper_funcs =3D { .atomic_disable =3D dpu_crtc_disable, .atomic_enable =3D dpu_crtc_enable, + .atomic_needs_modeset =3D dpu_crtc_atomic_needs_modeset, .atomic_check =3D dpu_crtc_atomic_check, .atomic_begin =3D dpu_crtc_atomic_begin, .atomic_flush =3D dpu_crtc_atomic_flush, diff --git a/drivers/gpu/drm/msm/msm_atomic.c b/drivers/gpu/drm/msm/msm_ato= mic.c index fdbe49edf2e1506ebeab500e782d456d77ba4fcf..4377233bd6447060b1300cc0d68= 77b6a777b1edb 100644 --- a/drivers/gpu/drm/msm/msm_atomic.c +++ b/drivers/gpu/drm/msm/msm_atomic.c @@ -185,16 +185,7 @@ int msm_atomic_check(struct drm_device *dev, struct dr= m_atomic_state *state) { struct msm_drm_private *priv =3D dev->dev_private; struct msm_kms *kms =3D priv->kms; - struct drm_crtc_state *old_crtc_state, *new_crtc_state; - struct drm_crtc *crtc; - int i, ret =3D 0; - - for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, - new_crtc_state, i) { - if ((!!old_crtc_state->ctm !=3D !!new_crtc_state->ctm) && - state->allow_modeset) - new_crtc_state->mode_changed =3D true; - } + int ret =3D 0; =20 if (kms && kms->funcs && kms->funcs->check_mode_changed) ret =3D kms->funcs->check_mode_changed(kms, state); --=20 2.39.5