From nobody Mon Feb 9 23:15:57 2026 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 149561DEFDC for ; Sat, 18 Jan 2025 12:41:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204090; cv=none; b=H1gQDE+zZ8FkYkffByQ5Q9pyob5bNVsmpKz/ncJIRTeyQxFCwWIcrU5c7VgxliVIEeMI1Hi7r8HJ9pxmgrXmDBmtdyeqERgnrUc/BHktIbBq53qxh5mIo+77c0472A1VH2CtivOYQKkVdLS8rBKXdoF/bxzpZsaMLKz5+gaWsuQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204090; c=relaxed/simple; bh=HjSEIAPz6maPpmKvBb0LoO5MDQbc6Gv+kkgBs4krCDU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IKeEVzcp4AWH4ZaeG4MGqIus2FtNTx5unUVqY8oINbTmGQFIDXvzXeH4efoakwYbLP+f1P76ukdRqhLKJwQdBMbZvOL8xMZP3Tx9/8ujiChMNkJkKKpeyGiB9I1pgXJMjyi9KczPPfGj+xiNIx2+sBEeynYnTzuXpgjz462lR7g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=dPwYhdMU; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="dPwYhdMU" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-aa689a37dd4so577506166b.3 for ; Sat, 18 Jan 2025 04:41:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1737204086; x=1737808886; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6vDdCPdsn7drrDVs6gkBxF2bAHBnCBAUvlTFeTtU0PY=; b=dPwYhdMUVFYsfRWQeWGTCLIvV7RfoUoIa0DyzHNTjz/SAU/tsRIw0TyjqkXf8pLET4 gl/wWz/Z5/hZahPLXApa75b1h/K2Dv7deb82sMGOPNykN+GFaiIUv4VbzTd5Nn9wdN+P aWUmWufMr29/aVWY8EeVlMeEg/w8xhR+ghFVc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737204086; x=1737808886; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6vDdCPdsn7drrDVs6gkBxF2bAHBnCBAUvlTFeTtU0PY=; b=XyoVex+4n7AMfKqyEvBFJsxmSW7oatnyVoBRyKUoS+pd66PNc1Asna4HjFuDxwEfkB SjmnNSSe6yunTGTecMej4VdSOKjJvh8W2zo7YhVx9D2cDEwAN8UzvV1Pu6//Sa6VPzuB 2mdFFng017GVlnASG9SqKsnw7JrtD8W6Vpu3RV0ZVIcw4ReXIcGEiAdAt7b5o+9zku0Z 5xKK25QLnKuVpfaNpORt1s7wjE+GRU6gZz3W3EUpnizDEy+mq3FAdSN/mMoscni9JIiK xqopMS9M74Xn3+dgCQM3AWN8/JeEBdB0viJEWE+hpoWGNfuChawmfRrYjZT5dGkpw1KZ OBPw== X-Gm-Message-State: AOJu0YyJukRE824335KVF3jPpNkuBZTEsQwoY9losnva5Klbo+ykcOoX xX++OXcVaY7l0LJHPCgySQEiS+UhMVle1zbVwmSp9SNU8aPU8hNinRirpqYMteS1UX7WxKRGlgX 6 X-Gm-Gg: ASbGncs6BMDmKp4XfuxhvCncsLoCBFpv8erxbzWfCAb5UK2+VPmEBNgVL/2bNELfLOp gytdZ3ZkdMZ9EKBebHCpCnp6efdsO7ySQsNNYCx3hF53lTAwW3j6yN9/n/h4kyn+EzF4Lc5ywTR XrTNLPkW2jOZq9fp+6diUQhtkBFL77BCkX0bbzim1psTy7X9lOhHaMupToNC4d2r2YLZozQyXij NpFFYsCmwrsjblDmoreNHEImMKAA5DHqdpAYZN6yo0mcsXu4q1ATp8VvPEGwgWZtuzXdChg0os+ 125JZeT3nwJj1ocslFE3YAGFek5H4GWe1DE0rbvYD0TUyXjj57CAVY2bRvRZuJl2G+IOAFg4Jis CsZR/JqAsVLB+ilGxVE4SYO2Nxl0MOPtiNNaj X-Google-Smtp-Source: AGHT+IGXzRigtXsPzj90j/78YQbLG+CGAnKWwF2PQgfEJZOtJnmpVNVhi1AoGMgITGhf4fbDGSnoNw== X-Received: by 2002:a17:907:3da0:b0:aab:d8df:9bbb with SMTP id a640c23a62f3a-ab38b42d8e0mr535640266b.41.1737204086146; Sat, 18 Jan 2025 04:41:26 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-30-28-209.retail.telecomitalia.it. [79.30.28.209]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab384fcd73dsm332562366b.178.2025.01.18.04.41.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jan 2025 04:41:25 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v9 21/23] clk: imx8mp: support spread spectrum clock generation Date: Sat, 18 Jan 2025 13:40:04 +0100 Message-ID: <20250118124044.157308-22-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> References: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi --- (no changes since v1) drivers/clk/imx/clk-imx8mp.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 012cd3b52e3f..560f51d9232d 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -393,6 +393,7 @@ static int imx8mp_clocks_probe(struct platform_device *= pdev) struct device *dev =3D &pdev->dev; struct device_node *np =3D dev->of_node, *anp; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int err; =20 base =3D devm_platform_ioremap_resource(pdev, 0); @@ -432,9 +433,21 @@ static int imx8mp_clocks_probe(struct platform_device = *pdev) hws[IMX8MP_SYS_PLL3_REF_SEL] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP= _SYS_PLL3_REF_SEL); =20 hws[IMX8MP_AUDIO_PLL1] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_AUDIO= _PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MP_AUDIO_PLL1], &ssc_conf); + hws[IMX8MP_AUDIO_PLL2] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_AUDIO= _PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MP_AUDIO_PLL2], &ssc_conf); + hws[IMX8MP_VIDEO_PLL] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_VIDEO_= PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MP_VIDEO_PLL], &ssc_conf); + hws[IMX8MP_DRAM_PLL] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_DRAM_PL= L); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MP_DRAM_PLL], &ssc_conf); + hws[IMX8MP_GPU_PLL] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_GPU_PLL); hws[IMX8MP_VPU_PLL] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_VPU_PLL); hws[IMX8MP_ARM_PLL] =3D imx_anatop_get_clk_hw(anp, IMX8MP_ANATOP_ARM_PLL); --=20 2.43.0