From nobody Mon Feb 9 09:09:46 2026 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C0CCE19068E for ; Sat, 18 Jan 2025 12:41:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204073; cv=none; b=DbvYJ9Sevuj/EJ4hW93Ss1+MG2LL8xzjHE0yKfCirxvKJf3lv1jbWmz/ccGgRvKh9WjpC9VxLgtzqbQZ9Au/ckv3CsBE7ZmR3JtCfVZyRoOzCHhk7uPiCF0l3TRSmYna349RmxO3WoRv7ngZYe3OG8ZahzHC+1KzlXdRilcne+I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204073; c=relaxed/simple; bh=9GxDbQvN0FsobifitL/iQ8hAJbEhDXi2QaB7Iaq7RJI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=vDdgzeoUlUQPPdC0iiqThhebeWfHBo2SZbMblkjPmoyNgy2X87Uf26YcX+GZhLWNO90gpWc7gcyuLd9uxR17n6dhsgfcCnwSTbwJbvllJQxvle2lAmLg2Ck/oNZfAqF2To9zkjf1wQALeLoPiWF1boY7P/zo/f018+wIMrl9ZG4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=F7qHzor9; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="F7qHzor9" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-ab34a170526so416934166b.0 for ; Sat, 18 Jan 2025 04:41:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1737204070; x=1737808870; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SjKk3n/EWVmeikEmbqzIG+MPD0szAgZhKNxV6SUP6YY=; b=F7qHzor94/ehWtC5r6Qe8VSuCkDL/s0h3JTdv3noA95FUs0TGeO3RhpQC8+BI+x5lh DcdupWHSzHK01kfPNRz7vvhM3hArChZ3t3SovSRrcNhx49iA2kmTTzQGn7o7e1Qr+a4I F+akRZuQW7HcQwyyTD67naMS5Pey/kXOrExN0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737204070; x=1737808870; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SjKk3n/EWVmeikEmbqzIG+MPD0szAgZhKNxV6SUP6YY=; b=Sb+8vpXgLFoJaZXBRXk0QX0E/31L8Zn3cV6A0twVFDuPBSHt9pwm29wnv1MB3Bm3k0 bw1gspWAa0KDCrEnL6fpyL/i0dXFeluWpF+eCVrO3/B4tp2HD7Vq46W5IaiSTeSXkwBk WyIF9e8mRPKPVaREoBZu1TAlSLanra6L2zFJacYDL57eXG8BnKDxS6zlawk2rjdq6gUx lOubYiN/8IaK+jGUiB54/IHNDn1jN8KPCq8KZ8YshlavJsTfoBY6ocJ8sOPujHMOKl5j fgsRZM6U3AnuHxmWQ1bbRKW1QG11H4TWlFENN31wGDGQqrCU3j9KB67PqucVOte9ESPm c8gQ== X-Gm-Message-State: AOJu0YyyIvp8HbObqqjqQ9Re2lzxms+ZXwnLXbf2GesZXgR92nqUUKGQ JAm3M3pkH/JP1dcCSCklMZFQJ25J+NhuhcVneiJl+hqYY/7tagR1lHQQxoL6VCmbF1YkfXHFRfY o X-Gm-Gg: ASbGncvLVe/cc3ZKLjOKPLrqt56XLAihRMyyuhQ4lq+Cr2tEVaZEFoG+ukxSLHNjvp+ bsrbVTfX2y4VEEgQuQxnG7rzSzmtqQhsizeWgjNWAaNkDNNoy3MB78r8eM9Ni5tq65+AufwwzNA Xa4AreCH9t40OnRCG3dwZUWb9iXnlLBFLCnoU/6Ka2mhdbiPJG2eCz0AzCtqV4tJsWkjXnjPUCz mwlOw0s2eGqP23rWbX5QYIQdZrCOYYJ4JWqOZNmL/lfMlx8nToEVcORTA1udKY84V/MMZOd8AZU 3Xj3Ez3YcazKR8NyrHBQDt0GAyR/SyWfNFNsqH6unggjysUVETobbbUBfc+Pf0NllXrdAM3HPDL SJXhg39znAk1FlVqH+WDxOS0Og039ADPbqTkz X-Google-Smtp-Source: AGHT+IG+E9QI4nYzoY+YN1QOMcP80jWKF/DOpc0bYiVCZW9BPZzE9/t7StCYdIbpqJGBKvVbQm3HcQ== X-Received: by 2002:a17:906:c108:b0:aa6:79fa:b47d with SMTP id a640c23a62f3a-ab38b0b8138mr568616566b.1.1737204069853; Sat, 18 Jan 2025 04:41:09 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-30-28-209.retail.telecomitalia.it. [79.30.28.209]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab384fcd73dsm332562366b.178.2025.01.18.04.41.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jan 2025 04:41:09 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v9 10/23] clk: imx: add hw API imx_anatop_get_clk_hw Date: Sat, 18 Jan 2025 13:39:53 +0100 Message-ID: <20250118124044.157308-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> References: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- Changes in v9: - Add 'Reviewed-by' tag of Peng Fan Changes in v7: - Add device_node type parameter to imx8m_anatop_get_clk_hw() - Rename imx8m_anatop_get_clk_hw() to imx_anatop_get_clk_hw() - Drop the gaurding macros so the code can be used also by i.MX9 Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 15 +++++++++++++++ drivers/clk/imx/clk.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..a906d3cd960b 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,21 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_no= de *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); =20 +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id) +{ + struct of_phandle_args args; + struct clk_hw *hw; + + args.np =3D np; + args.args_count =3D 1; + args.args[0] =3D id; + + hw =3D __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx_anatop_get_clk_hw); + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..50e407cf48d9 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,6 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const = char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); =20 +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); + #endif --=20 2.43.0