From nobody Tue Feb 10 22:56:38 2026 Received: from mail-pl1-f180.google.com (mail-pl1-f180.google.com [209.85.214.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1179E19CC3E for ; Fri, 17 Jan 2025 16:01:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737129687; cv=none; b=QMaDvsOsgon19UQWQAyA/Gm17U0J3P50LXvhuwfcaVDJ10+HXNsU3OWLVaXXVbvoyFeulwi36UxvQQIoDQ/dOoi0NybPRJqVTxy1M1rcRl7OhUhNvTZ61HTmHYowEuoIU0XNOtEaE7KlHxwPWYQmZP10qazq261H3NwFIu8w+Wc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737129687; c=relaxed/simple; bh=/IJAxmB/BdtaWwEww2aruOsoZxn/wFwYKiR9mHwh12Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jfmY90c+43D8JoovrwOpIe+FvgcDxpWNb7KgOFUvMRRNz3/5wG6hR7LacAj6O+2d6gofqgy+tMjDV76extcbLZjtWvtmlPJ3XjkZbgtZOgGu5sKU6byw/USAkBTQdmLUIQEASXp5L7u+BwmaI/4A97UT1sFFkCkjIi9SNstlqM0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=J5XYqPaW; arc=none smtp.client-ip=209.85.214.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="J5XYqPaW" Received: by mail-pl1-f180.google.com with SMTP id d9443c01a7336-21a7ed0155cso37221305ad.3 for ; Fri, 17 Jan 2025 08:01:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737129685; x=1737734485; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CEVWVBq2xXs3gtt987wJdWPaa0xRoePdABgI8idn7OA=; b=J5XYqPaW8Vg4KX5muzqacEKlPa2CSgB9tYEUWl+CPd7ftJJG3GL3wnX23XhQRz4e1W 440pIveSay37H7VtvILkeHbfxl+Dq4a8UY5BjwIA0mqM9uZ5WUDlJ19UED2JyXzuxZ1b NwpNA81ARknu4dHUTK+BeLpq6RIzsDjocCY2KRZqHG7NQIRvE2U6iLiG7HtCdz93TjA5 2MdxslhHBTSu/hBdOriF19Z7ovnMm2Jw45FhsRaMBqzwnZgKdKGaywxSjWgxJ/qh7MTe T07nlxGcUj+4oHcuoYehDdS+NTILumtdWLTc+xcerelOFh1dhjX0g5CsIChdajQuDoKP 1Bog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737129685; x=1737734485; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CEVWVBq2xXs3gtt987wJdWPaa0xRoePdABgI8idn7OA=; b=rh5ZX/4dMGJydXlD8E8mfoyWpYqdvZRHSryuHqD6Zy6H4cjMuIomwKPNDHof3RdSeK twE1P/Fwqh5AO6iQSYzuyF1+HqKlVQ4Pcpt/UFJsbi3HBIFBuOntZ8HB3cVJjQYFel2E o41wPLcplNVaYsZ18qnal069MScgnHFfZV8KGvdvaEbE7NQ+ic3RL7yKu6nHpmDhhk32 PP2ejo5U8dBlgLJQ3J311qo2TXkyoiH1GT7A37skQlI5ShcAvXqqg6LKaxHAXsYLru34 WSW2Cgvgh8rs51CdaGxodjQMIOE6hA3iZPU5KOSps0d5i7jdRPd6djGSlHFkodbwmsQ/ D8cg== X-Forwarded-Encrypted: i=1; AJvYcCXGVe/vMAVOdVg20LabjUgtoANpwbewabbeUk+XqJzQh0849hYVWN6aiyktMn+YRUPfDGdyhBgMqEQUfR4=@vger.kernel.org X-Gm-Message-State: AOJu0Yzk+tD9JY3EC5IcC05ScKb6L3TeeOQh4K+TGIkGRM8jYt0/YYc6 moVLFRywiRkgm+DMsSMQNqFNvdR43w+p+8t9R7SvWXJTTYfaG5F/tldER4JWJFU= X-Gm-Gg: ASbGncsokvz8wF4Z+iq/va7V8vYc5o9VvCdtz+kH7X7q4LvIIIb7WHwFeLWGVwn22T7 wObYWM/jFDyn+lbZxq9jkNe7fR6/Q2fJ65DgeFaTOzmQ0dguWLISbOKvEEs9ggDl8pJEXnO3VRC LzigN+43iPDyVpWshwF5sYgvamTHtcFNp//2DlbL2/R8GE6DOvT9ueohQ1j37N2IPmST0JIxS/L nP77kvT2tweFn9DnZVuRjXncYimLSXI8zH3jl8FkkTTBGLFtZ5KiQ== X-Google-Smtp-Source: AGHT+IFxJrXP7faCwGCcSMWQrZZnf2BKovwITEHCqVUVHulJfmXf1NI1iyX2QKY8MQVmxQNmi+lDyA== X-Received: by 2002:a17:902:d491:b0:21a:8769:302e with SMTP id d9443c01a7336-21c3540a3a8mr50050375ad.14.1737129685136; Fri, 17 Jan 2025 08:01:25 -0800 (PST) Received: from [127.0.1.1] ([112.65.12.217]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-21c2d3e0df9sm17879755ad.196.2025.01.17.08.01.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jan 2025 08:01:24 -0800 (PST) From: Jun Nie Date: Sat, 18 Jan 2025 00:00:46 +0800 Subject: [PATCH v5 03/15] drm/msm/dpu: configure DSC per number in use Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250118-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v5-3-9701a16340da@linaro.org> References: <20250118-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v5-0-9701a16340da@linaro.org> In-Reply-To: <20250118-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v5-0-9701a16340da@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jun Nie X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1737129659; l=1936; i=jun.nie@linaro.org; s=20240403; h=from:subject:message-id; bh=/IJAxmB/BdtaWwEww2aruOsoZxn/wFwYKiR9mHwh12Y=; b=PLo9rqMZUByQATi5cKV8NUWFtCY8QhDLLM6s5AvnWUqWUbZhgrg7FHqg5MARotXFVwlKreR++ rPEi1c1y0aOBZJuYSdaP111TKAA8kCobONcSU9H+lCXL4S+swJF5WOq X-Developer-Key: i=jun.nie@linaro.org; a=ed25519; pk=MNiBt/faLPvo+iJoP1hodyY2x6ozVXL8QMptmsKg3cc= Currently if DSC support is requested, the driver only supports using 2 DSC blocks. We need 4 DSC in quad-pipe topology in future. So Only configure DSC engines in use, instead of the maximum number of DSC engines. Signed-off-by: Jun Nie Reviewed-by: Dmitry Baryshkov Reviewed-by: Jessica Zhang --- drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c b/drivers/gpu/drm/= msm/disp/dpu1/dpu_encoder.c index c734d2c5790d2..5b98ae96bf5d4 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c @@ -2027,11 +2027,11 @@ static void dpu_encoder_dsc_pipe_cfg(struct dpu_hw_= ctl *ctl, static void dpu_encoder_prep_dsc(struct dpu_encoder_virt *dpu_enc, struct drm_dsc_config *dsc) { - /* coding only for 2LM, 2enc, 1 dsc config */ struct dpu_encoder_phys *enc_master =3D dpu_enc->cur_master; struct dpu_hw_ctl *ctl =3D enc_master->hw_ctl; struct dpu_hw_dsc *hw_dsc[MAX_CHANNELS_PER_ENC]; struct dpu_hw_pingpong *hw_pp[MAX_CHANNELS_PER_ENC]; + int num_dsc =3D dpu_enc->num_dscs; int this_frame_slices; int intf_ip_w, enc_ip_w; int dsc_common_mode; @@ -2039,7 +2039,7 @@ static void dpu_encoder_prep_dsc(struct dpu_encoder_v= irt *dpu_enc, u32 initial_lines; int i; =20 - for (i =3D 0; i < MAX_CHANNELS_PER_ENC; i++) { + for (i =3D 0; i < num_dsc; i++) { hw_pp[i] =3D dpu_enc->hw_pp[i]; hw_dsc[i] =3D dpu_enc->hw_dsc[i]; =20 @@ -2068,7 +2068,7 @@ static void dpu_encoder_prep_dsc(struct dpu_encoder_v= irt *dpu_enc, enc_ip_w =3D intf_ip_w / 2; initial_lines =3D dpu_encoder_dsc_initial_line_calc(dsc, enc_ip_w); =20 - for (i =3D 0; i < MAX_CHANNELS_PER_ENC; i++) + for (i =3D 0; i < num_dsc; i++) dpu_encoder_dsc_pipe_cfg(ctl, hw_dsc[i], hw_pp[i], dsc, dsc_common_mode, initial_lines); } --=20 2.34.1