From nobody Tue Feb 10 18:55:04 2026 Received: from mail-pl1-f179.google.com (mail-pl1-f179.google.com [209.85.214.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B6241FC0E7 for ; Fri, 17 Jan 2025 09:17:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737105444; cv=none; b=h/cd7XMRALecM/h0tJvO843AWBnm3eaeQD4NYbo7B9yxmoaLcpUzdyspQrPlkpRLJgNPLiw3XUsDnRrg54Ua4gV0atNpNtJwUyNuRM+Ukb4MJ01bphcR3yF5D7b91q+otJsreMnwURjI6itN6lQnZ1vG0xcx2oiplLXRvi6hrVE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737105444; c=relaxed/simple; bh=l2dISADbIjqO1MCpIrtrCOScc7k0NytqNYf8Xy4uVA0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=g+fiIX27M+6hCbromJVYCwympm+GcsWRVdo0mnNpnFFOy20jD1KTnIzVvLsy1vIpP1aylAX3XXfj2t2MVKaTN0CKvsDJjmWW2EYn/Ld9EGmXpravpo1Yl/gVipFw8v/H1o6VlgQRzYOatbvqLqE7DeXtiaXy6xWFBIgl5gkSkX4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=W01fPfHM; arc=none smtp.client-ip=209.85.214.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="W01fPfHM" Received: by mail-pl1-f179.google.com with SMTP id d9443c01a7336-2163b0c09afso34776695ad.0 for ; Fri, 17 Jan 2025 01:17:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1737105440; x=1737710240; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6vsu01DL5YXruSfsNC0w4FgwMrAXarB2x6Q2xxx/MZ8=; b=W01fPfHM6/P9Dqf/JraEEnPabJTpUjA15vBv922yQoe4awFPGZBuywM4A6eoaV2jmP ruv4IjUAp7P4eC6+9XcddgtTTcNdhmqGl2q3uTqEjjPJjpB3vfprSRJlP33KozliwK9K LI2om3YgV3NO4aDTo39o5UD9cCWeRfz277hwWPsIMFQao/fy0NMWXAoWX12npZJv1hl3 iKRY04sb7amexwYN3YZTOHgCIHA1Pll1v6Uu4GXlYAsTP+gIqL6qGHsEpr+CpjISWcVF nw8f+Y1zLLzgM/AO10F6oLjMCSLqijw5CnfTYpib4Z6eGbwln4szwHmX4DJKoa4NGecT KesA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737105440; x=1737710240; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6vsu01DL5YXruSfsNC0w4FgwMrAXarB2x6Q2xxx/MZ8=; b=pAAQWah1R/SzxZPpmcQ7BRD7r+HsuRBCyEdyVEyD8GSuj6pdiUcFPlnKCXLJCV/rq0 0CBCBO/fodilZ41dYl+9Lin5Wdb2i6KtWJfbsX3vh9JgfT3vYjFAh4m6kxK2YDwbFJN9 pf1gP8DWa6kDpzae7H9wLt7eQtYQGb0fzAjc5GgsmSBzMsOM23whjebEi0QOO4P78FBF SYKPr/kSy8r6bBIrsIjvoRewzPHFzFfk0CXUrj7/G1X/v1DPeHss7mDr6fePDvshmaaH ju9FPmeA2B9aqosdePu4loyWaxY7mm0j9oheRrRIkTcG/SVq4I2RlEg8hc8swFdXJLDD YHMg== X-Forwarded-Encrypted: i=1; AJvYcCWhGIQQIs0ZGe80i3SC7iloiqrwBk3IK69l1Z53pADZR18VAAfB2noILZVG4fHLBDBTItnQ/uzV+HlpUIw=@vger.kernel.org X-Gm-Message-State: AOJu0YzgtPMa5rjtfEim1Aw53UjXvEFTedzHcZs8suXyAIPPtrRsjjtP t0aEsdqdei2+KuGI+ooc7XMafytLQdyFTGTbgS3m9aUd66wMV3pocDEyJSUhBhM= X-Gm-Gg: ASbGncuFMUt3nsWrwXC3nIBhOZW1vwyLV37lmtPK3T/8QJ5bjD3ZEEjSi+VLw2RY0sB CCJ5aGllwEpiHGGJdIQbU+Ym++Fa9yjF90kDvi+M4pq33k3/Xb9dCza0QwoRcixl4iyImjTCJBT YhzqcxRaK465UakqJZuJjNal9WaE7J2ysel/9ASEE2abVH1T40NBJHJqXYKqdBCDy0tvaLyAvb3 2uNS4Ys+3YgHaCcbPMy90KNBVF324ejNg80vul1/75NO990VSh7a1AkzPjff6KvHYX5PYc7ByPC uso1G/KNHsSTuM+O6JeXw6p9eTSD X-Google-Smtp-Source: AGHT+IGoUaGk95oUM4yQSaHCkyk3jFE22p1d6MLwz3TYAGKxVg2fcmcmw3Ez/8KhKRUvTsG7JUf3Lg== X-Received: by 2002:a05:6a00:2e9e:b0:725:e1de:c0bf with SMTP id d2e1a72fcca58-72daf9483fdmr2743028b3a.9.1737105440509; Fri, 17 Jan 2025 01:17:20 -0800 (PST) Received: from dgp100339560-01.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-72dab815bccsm1421548b3a.56.2025.01.17.01.17.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jan 2025 01:17:19 -0800 (PST) From: Langyan Ye To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, thierry.reding@gmail.com, sam@ravnborg.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Langyan Ye Subject: [PATCH v3 4/4] drm/panel: boe-tv101wum-nl6: support for starry-2082109qfh040022-50e MIPI-DSI panel Date: Fri, 17 Jan 2025 17:14:38 +0800 Message-Id: <20250117091438.1486732-5-yelangyan@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250117091438.1486732-1-yelangyan@huaqin.corp-partner.google.com> References: <20250117091438.1486732-1-yelangyan@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The starry-2082109qfh040022-50e is a 10.95" TFT panel. which fits in nicely with the existing panel-boe-tv101wum-nl6 driver. From the datasheet, MIPI needs to keep the LP11 state before the lcm_reset pin is pulled high, so increase lp11_before_reset flag. Signed-off-by: Langyan Ye --- .../gpu/drm/panel/panel-boe-tv101wum-nl6.c | 148 ++++++++++++++++++ 1 file changed, 148 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c b/drivers/gpu/d= rm/panel/panel-boe-tv101wum-nl6.c index 72fa0f6a5cb6..d45321cece55 100644 --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c @@ -1400,6 +1400,123 @@ static int kingdisplay_kd110n11_51ie_init(struct bo= e_panel *boe) return 0; } =20 +static int starry_2082109qfh040022_50e_init(struct boe_panel *boe) +{ + struct mipi_dsi_multi_context ctx =3D { .dsi =3D boe->dsi }; + + msleep(50); + + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB9, 0x83, 0x10, 0x21, 0x55, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC4); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD9, 0xD1); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB1, 0x2C, 0xB5, 0xB5, 0x31, 0xF1, 0x= 33, 0xC3, 0x57, + 0x36, 0x36, 0x36, 0x36, 0x1A, 0x8B, 0x11, 0x65, 0x00, 0x88, 0xFA, 0xFF, = 0xFF, + 0x8F, 0xFF, 0x08, 0x3C, 0x33); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB2, 0x00, 0x47, 0xB0, 0x80, 0x00, 0x= 22, 0x70, 0x3C, + 0xA1, 0x22, 0x00, 0x00, 0x00, 0x88, 0xF4); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB4, 0x14, 0x16, 0x14, 0x50, 0x14, 0x= 50, 0x0D, 0x6A, + 0x0D, 0x6A, 0x01, 0x9E); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB6, 0x34, 0x34, 0x03); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB8, 0x40); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xCD); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBA, 0x84); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBC, 0x1B, 0x04); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBE, 0x20); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBF, 0xFC, 0xC4); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xC0, 0x38, 0x38, 0x22, 0x11, 0x33, 0x= A0, 0x61, 0x08, + 0xF5, 0x03); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xCC); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xC7, 0x80); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC6); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xC8, 0x97); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xC9, 0x00, 0x1E, 0x30, 0xD4, 0x01); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xCB, 0x08, 0x13, 0x07, 0x00, 0x0F, 0x= 16); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xCC, 0x02, 0x03, 0x44); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC4); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD0, 0x03); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD1, 0x37, 0x06, 0x00, 0x02, 0x04, 0x= 2C, 0xFF); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD3, 0x06, 0x00, 0x00, 0x00, 0x00, 0x= 00, 0x00, 0x00, + 0x00, 0x3B, 0x03, 0x73, 0x3B, 0x21, 0x21, 0x03, 0x03, 0x98, 0x10, 0x1D, = 0x00, + 0x1D, 0x32, 0x17, 0xA1, 0x07, 0xA1, 0x43, 0x17, 0xA6, 0x07, 0xA6, 0x00, = 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD5, 0x18, 0x18, 0x18, 0x18, 0x18, 0x= 18, 0x40, 0x40, + 0x18, 0x18, 0x18, 0x18, 0x2A, 0x2B, 0x1F, 0x1F, 0x1E, 0x1E, 0x24, 0x25, = 0x26, + 0x27, 0x28, 0x29, 0x2A, 0x2B, 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, = 0x07, + 0x08, 0x09, 0x0A, 0x0B, 0x20, 0x21, 0x18, 0x18, 0x18, 0x18); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD8, 0x02, 0xAA, 0xEA, 0xAA, 0xAA, 0x= 00, 0x02, 0xAA, + 0xEA, 0xAA, 0xAA, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, = 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, = 0x00, + 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE7, 0x07, 0x10, 0x10, 0x2A, 0x32, 0x= 9F, 0x01, 0x5A, + 0x91, 0x14, 0x14, 0x00, 0x00, 0x00, 0x00, 0x12, 0x05, 0x02, 0x02, 0x10, = 0x33, + 0x02, 0x04, 0x18, 0x01); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x01); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB1, 0x01, 0x7F, 0x11, 0xFD); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xCB, 0x86); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD2, 0x3D); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC5); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD3, 0x00, 0x00, 0x00, 0x80, 0x80, 0x= 0C, 0xA1); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD8, 0x03, 0xFF, 0xFF, 0xFF, 0xFF, 0x= 00, 0x03, 0xFF, + 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, = 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, = 0x00, + 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE7, 0x02, 0x00, 0x2D, 0x01, 0x7F, 0x= 0F, 0x7C, 0x10, + 0xA0, 0x00, 0x00, 0x77, 0x00, 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x02); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBF, 0xF2); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xCB, 0x02, 0x00, 0x00, 0x10, 0x58); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD2, 0x0A, 0x0A, 0x05, 0x03, 0x0A, 0x= 0A, 0x01, 0x03, + 0x01, 0x01, 0x05, 0x0E); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xCC); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD3, 0x03, 0x1F, 0xE0, 0x11, 0x70); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD8, 0xAB, 0xFF, 0xFF, 0xFF, 0xFF, 0x= A0, 0xAB, 0xFF, + 0xFF, 0xFF, 0xFF, 0xA0); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE7, 0xFE, 0x01, 0xFE, 0x01, 0xFE, 0x= 01, 0x00, 0x00, + 0x00, 0x03, 0x00, 0x03, 0x81, 0x02, 0x40, 0x00, 0x20, 0x9E, 0x02, 0x01, = 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x03); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC6); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB4, 0x03, 0xFF, 0xF8); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xD8, 0xAA, 0xAB, 0xEA, 0xAA, 0xAA, 0x= A0, 0xAA, 0xAB, + 0xEA, 0xAA, 0xAA, 0xA0, 0xAA, 0xBF, 0xFF, 0xFF, 0xFE, 0xA0, 0xAA, 0xBF, = 0xFF, + 0xFF, 0xFE, 0xA0, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xA0, 0xAA, 0xAA, 0xAA, = 0xAA, + 0xAA, 0xA0); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE1, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC4); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBA, 0x96); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x01); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xC5); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBA, 0x4F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x02); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0xCC); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBA, 0x84); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xE9, 0x3F); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xBD, 0x00); + mipi_dsi_dcs_write_seq_multi(&ctx, 0xB9, 0x00, 0x00, 0x00, 0x00); + + msleep(110); + + mipi_dsi_dcs_write_seq_multi(&ctx, 0x11); + + mipi_dsi_msleep(&ctx, 120); + + mipi_dsi_dcs_write_seq_multi(&ctx, 0x29); + + mipi_dsi_msleep(&ctx, 20); + + return 0; +} + static inline struct boe_panel *to_boe_panel(struct drm_panel *panel) { return container_of(panel, struct boe_panel, base); @@ -1761,6 +1878,34 @@ static const struct panel_desc kingdisplay_kd110n11_= 51ie_desc =3D { .lp11_before_reset =3D true, }; =20 +static const struct drm_display_mode starry_2082109qfh040022_50e_default_m= ode =3D { + .clock =3D (1200 + 160 + 66 + 120) * (1920 + 115 + 8 + 28) * 60 / 1000, + .hdisplay =3D 1200, + .hsync_start =3D 1200 + 160, + .hsync_end =3D 1200 + 160 + 66, + .htotal =3D 1200 + 160 + 66 + 120, + .vdisplay =3D 1920, + .vsync_start =3D 1920 + 115, + .vsync_end =3D 1920 + 115 + 8, + .vtotal =3D 1920 + 115 + 8 + 28, + .type =3D DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED, +}; + +static const struct panel_desc starry_2082109qfh040022_50e_desc =3D { + .modes =3D &starry_2082109qfh040022_50e_default_mode, + .bpc =3D 8, + .size =3D { + .width_mm =3D 147, + .height_mm =3D 235, + }, + .lanes =3D 4, + .format =3D MIPI_DSI_FMT_RGB888, + .mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_LPM, + .init =3D starry_2082109qfh040022_50e_init, + .lp11_before_reset =3D true, +}; + static int boe_panel_get_modes(struct drm_panel *panel, struct drm_connector *connector) { @@ -1929,6 +2074,9 @@ static const struct of_device_id boe_of_match[] =3D { { .compatible =3D "kingdisplay,kd110n11-51ie", .data =3D &kingdisplay_kd110n11_51ie_desc }, + { .compatible =3D "starry,2082109qfh040022-50e", + .data =3D &starry_2082109qfh040022_50e_desc + }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, boe_of_match); --=20 2.34.1