From nobody Tue Feb 10 00:58:07 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4DDA5236EA5 for ; Thu, 16 Jan 2025 23:10:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737069034; cv=none; b=qYwjqG1bu+hS1RAiqtJ2FOwWPndWzSTmIWLudFj1bHUiju9gqBbO93iQHHq0x1VJtKR9YmKXUmgbLB2apEtqmPYpgTx3y5pbCis21jo9aaMdBww1yqR2STR7R26Y7UVc25M/eGh5IvOGJj7XSD547HakaoBnIFambuePCgMhzeY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737069034; c=relaxed/simple; bh=zlS1xy6+dHjpI5H8uR2wkbHrZK3tJwT3UrYnLGr2MPs=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=t9xmnQioujatW0Ghs9yU0qmGHUP6tDcorxBpE4aZk6FrP8PAAEOkdhTa0KankZB98qfePmazV5882GuiahTEJfwXyJr/rr7DfGPzO0AzuyCp8XpQ4wfCsxeYbIJa3ebTPNdsL9fj5x4tjynyC1uUP/TGj1+HIKfzAgNDQvGpgvo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=hd3Wh4zs; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="hd3Wh4zs" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-436202dd730so9744685e9.2 for ; Thu, 16 Jan 2025 15:10:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1737069030; x=1737673830; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vp/FsiaV0Z94/Qxw/F7YAAt+C4ai0FuIMW/dVHkyoAE=; b=hd3Wh4zsEzE4yaLb3u0k/mDowC7jfFcYhUKnX2XB2FpjlCFn2gSyMbXEpErS1rqHp+ WhFHxcOhpRl8piHM0rA9vgutvtersBdX4fpfcDPlflTsVf+MxFww12hqPDI4Z1ihUP9L 6SDd7EF5ITexYmZgIfvSk6thmLjbsQkmQCOmabmjp0btr1TBDuSncZ1CdaFVJc07+Cw5 0SVs/MK8S+MfyalyeQAJonudadHoFZrPD5cz/RNSEr+ZVnbwcSUD6ZMRImx4Tpr3HcNm WYjhRCchduFadWxSsHs0PVuu71rasTn2xGorom2Xhe5riujkVuyIChKBDaCRw9rgQDXQ k+hw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737069030; x=1737673830; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vp/FsiaV0Z94/Qxw/F7YAAt+C4ai0FuIMW/dVHkyoAE=; b=RYJ64eVxUKwCyA+3Pwxc3hSj/OTmjkSV7ZQ/ZjzfLL0v7nt3uBB0Axk5urTQp3Chrg pyYuFumTNi1toNb79qiiAOiBH5CGfS48SEaFgtYSJ31lUyTQ2sVTzfjEbGq5Y74tABF6 VtUuRIA3otenfNqmr3L2cZ7qI/JbjjOmCIribfb1mlbmxzBX5AeP+8qSP6s0vv5ARmMv ffRPfFGAp0KwkGHlzVXYH22wO7sYJh/3D6FRxjAxDGsUao1X/6w2p9N6FK2JXNHNELh8 2Kcz0dI+soYSaEYTmMGN8V9eyZjDwACyEZUiJNez5AYaHJqY2txv8jKszBr/99zuvzuZ SBhQ== X-Gm-Message-State: AOJu0YxWv4vYM3WjaAN621aDNqYohhNH12B2sQt3P8hgHkQfKdSengMr 9kF6ecsCN1inhvaWYCfYQejwyut3vcJsHJy68V3+oKMjPRBezizfKcDGnJYd2/p3wamESfBKh34 t X-Gm-Gg: ASbGncvJg+Go2ThF2IvJqN9AjUpIR9TpBEP4Rgf9cwRWrMt23ddZQXmazS/C/tLTRci NJyqw3dFmFm80iTkTkCHQow+Tw8AgfVwNV2lN7c0uU/xFyKdBCNX2+MgPKiJ58eF9794qNHbpfZ Senkyg991StJ0kcNnRWqsl1o1oaoRkedZZ8BOf/aNksxv7QScMV2TS8kHpE2SDtsVqjy7aSy6PH 0dmMbxee6GeQhCXHBdNUxExn29Kr2sGYE0ZZlgBuIjR8xkVkAdwmEJ+0tcDLomGAZUgf9Ij6pRy M/kaaIMem67XQoKC X-Google-Smtp-Source: AGHT+IE0MecDnwhZClHJ7PgerRYXtp8cYAxIgYswrea4HoSFCj4iDiT/DdG8q//dcV9mlJlAaDCGOA== X-Received: by 2002:a5d:5f51:0:b0:385:dc45:ea26 with SMTP id ffacd0b85a97d-38bf566240amr315638f8f.12.1737069030525; Thu, 16 Jan 2025 15:10:30 -0800 (PST) Received: from rkanwal-XPS-15-9520.uk.rivosinc.com ([2a02:c7c:75ac:6300:b3f2:3a24:1767:7db0]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bf322b337sm974991f8f.59.2025.01.16.15.10.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jan 2025 15:10:30 -0800 (PST) From: Rajnesh Kanwal To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Cc: linux-perf-users@vger.kernel.org, adrian.hunter@intel.com, alexander.shishkin@linux.intel.com, ajones@ventanamicro.com, anup@brainfault.org, acme@kernel.org, atishp@rivosinc.com, beeman@rivosinc.com, brauner@kernel.org, conor@kernel.org, heiko@sntech.de, irogers@google.com, mingo@redhat.com, james.clark@arm.com, renyu.zj@linux.alibaba.com, jolsa@kernel.org, jisheng.teoh@starfivetech.com, palmer@dabbelt.com, will@kernel.org, kaiwenxue1@gmail.com, vincent.chen@sifive.com, Rajnesh Kanwal Subject: [PATCH v2 3/7] riscv: Add Control Transfer Records extension parsing Date: Thu, 16 Jan 2025 23:09:51 +0000 Message-Id: <20250116230955.867152-4-rkanwal@rivosinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250116230955.867152-1-rkanwal@rivosinc.com> References: <20250116230955.867152-1-rkanwal@rivosinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Adding CTR extension in ISA extension map to lookup for extension availability. Signed-off-by: Rajnesh Kanwal --- arch/riscv/include/asm/hwcap.h | 4 ++++ arch/riscv/kernel/cpufeature.c | 2 ++ 2 files changed, 6 insertions(+) diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h index 42b34e2f80e8..552c7ebae7be 100644 --- a/arch/riscv/include/asm/hwcap.h +++ b/arch/riscv/include/asm/hwcap.h @@ -105,6 +105,8 @@ #define RISCV_ISA_EXT_SSCCFG 96 #define RISCV_ISA_EXT_SMCDELEG 97 #define RISCV_ISA_EXT_SMCNTRPMF 98 +#define RISCV_ISA_EXT_SMCTR 99 +#define RISCV_ISA_EXT_SSCTR 100 =20 #define RISCV_ISA_EXT_XLINUXENVCFG 127 =20 @@ -115,11 +117,13 @@ #define RISCV_ISA_EXT_SxAIA RISCV_ISA_EXT_SMAIA #define RISCV_ISA_EXT_SUPM RISCV_ISA_EXT_SMNPM #define RISCV_ISA_EXT_SxCSRIND RISCV_ISA_EXT_SMCSRIND +#define RISCV_ISA_EXT_SxCTR RISCV_ISA_EXT_SMCTR #else #define RISCV_ISA_EXT_SxAIA RISCV_ISA_EXT_SSAIA #define RISCV_ISA_EXT_SUPM RISCV_ISA_EXT_SSNPM #define RISCV_ISA_EXT_SxAIA RISCV_ISA_EXT_SSAIA #define RISCV_ISA_EXT_SxCSRIND RISCV_ISA_EXT_SSCSRIND +#define RISCV_ISA_EXT_SxCTR RISCV_ISA_EXT_SSCTR #endif =20 #endif /* _ASM_RISCV_HWCAP_H */ diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c index ec068c9130e5..ef3b70f7d5d2 100644 --- a/arch/riscv/kernel/cpufeature.c +++ b/arch/riscv/kernel/cpufeature.c @@ -391,6 +391,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] =3D { __RISCV_ISA_EXT_DATA(zvkt, RISCV_ISA_EXT_ZVKT), __RISCV_ISA_EXT_DATA(smaia, RISCV_ISA_EXT_SMAIA), __RISCV_ISA_EXT_DATA(smcdeleg, RISCV_ISA_EXT_SMCDELEG), + __RISCV_ISA_EXT_DATA(smctr, RISCV_ISA_EXT_SMCTR), __RISCV_ISA_EXT_DATA(smmpm, RISCV_ISA_EXT_SMMPM), __RISCV_ISA_EXT_SUPERSET(smnpm, RISCV_ISA_EXT_SMNPM, riscv_xlinuxenvcfg_e= xts), __RISCV_ISA_EXT_DATA(smstateen, RISCV_ISA_EXT_SMSTATEEN), @@ -400,6 +401,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] =3D { __RISCV_ISA_EXT_DATA(sscsrind, RISCV_ISA_EXT_SSCSRIND), __RISCV_ISA_EXT_DATA(ssccfg, RISCV_ISA_EXT_SSCCFG), __RISCV_ISA_EXT_DATA(sscofpmf, RISCV_ISA_EXT_SSCOFPMF), + __RISCV_ISA_EXT_DATA(ssctr, RISCV_ISA_EXT_SSCTR), __RISCV_ISA_EXT_SUPERSET(ssnpm, RISCV_ISA_EXT_SSNPM, riscv_xlinuxenvcfg_e= xts), __RISCV_ISA_EXT_DATA(sstc, RISCV_ISA_EXT_SSTC), __RISCV_ISA_EXT_DATA(svade, RISCV_ISA_EXT_SVADE), --=20 2.34.1