From nobody Sun Dec 14 21:56:09 2025 Received: from mail-pl1-f169.google.com (mail-pl1-f169.google.com [209.85.214.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3D7711B3955 for ; Thu, 16 Jan 2025 07:26:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737012419; cv=none; b=Tk07LphOYOMSVL7iircd0JQCUUhadq5PRBF5lnz4tCUuaMgSb63TjUDOSUTENkKxQHHd/5B9QylfuVfd7+dbmVblNP2Gst98dGrrdySoTPABL1IWJhpRM3PbCqr/jKyUFwmK2YqpnZTLw8rT0J7TtdcTUbe98PcGNwTL1FHqO+0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737012419; c=relaxed/simple; bh=fkwBKTtkClcI8zzn1B9oiPX8S9btYMX+2rqgtJiEZXE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bBUUK+BwYf/aPk30I1n4wjrf13XFFa/gi8v8SorXznvSsJVCJy3T23ctAW7Pkt2O7AZYHsLh3Kl/02jRDf/l1QYlFBBwodxsAScYol1HO0rFhwFBt10r72JliSGRSONxcks+csnk75Ar5sGNyL7VBNtgG1dVRF4ArzilnUxMV6g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zFMLaLEX; arc=none smtp.client-ip=209.85.214.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zFMLaLEX" Received: by mail-pl1-f169.google.com with SMTP id d9443c01a7336-21636268e43so12306645ad.2 for ; Wed, 15 Jan 2025 23:26:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737012417; x=1737617217; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Dz3TwZBuqS+A85PwaZAckZmjEANP7y/gVyTC1yHyCV4=; b=zFMLaLEXMRDGGOXk2yUHzo+ePgFFfbch89mnxKC/0KP5+ChMyA1sZRJE2Nmhg35+01 XPRmtEIIowmkjDZYAjX/mzYKSM15/Ta0RPxFtvvUsNHg5J8LyjQRqc+izv3OT+lFmeo5 3cM8PWH3RoXLi4VaCQ3Ki3ciilOKBBRuIWwb7AydjF0hQzGW3uYK+CB7fdChtZo3gZ54 Y+aDjau4WdrlIbOFucIQJ0QM9f/ibMZ/IHdsXFHbBbzpEEkDuscjcHr3888z682RoHld i6TV5bxjqPA+DeTWxFEH7knZchgzSP+jyKQ5331XMqGaRwb9vvFQjfbTc57nuEbkXAOU 1Xcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737012417; x=1737617217; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Dz3TwZBuqS+A85PwaZAckZmjEANP7y/gVyTC1yHyCV4=; b=gAuu2Yrm0IHaAajHDnfa1k3F+9YX2Zd2rM6uu06ehhVjLGYM2wNU44BEySp9C6mRgt ey4tKdp+pnWqh1WyesO9wlJddm0UToAPY4GgH7AEPoqLryj8VhtlSZjN1YvacyjbKg9R cV5IelI380IaaThe5lM+tCczwkclffuDhWi3PlNJnlE8sALdJrx7uT3S/erSIXBkNUk+ WTUpUDtwrj6Iw5ZEwXNaoqTYXkUtZOF9iAi3CXBU4ntmXo5U2MvJywqTSjEGoxILx9L1 zCOz+/3Z2MAKg4YCxfx5xGvwsrtLKEM6P0se7FHECVdfNNZRQrGD85J7TP6lPtDClSEV shYA== X-Forwarded-Encrypted: i=1; AJvYcCXFPic8bab+PPjKzCY0JHlUxfKywX066wUs7giw9zT1ngRbwSKr4Dqn7BZ1MzQNhbVzxQAcaNz3BbS8kZI=@vger.kernel.org X-Gm-Message-State: AOJu0YwTAtQ+CLSdJGjRtipgm3DGVcnVAn1jC+eV9XyoI1VKEBU/KyOk 2+IP1MiDMaxbWDhfat5Y6uoXttmgF5aGcoyWWmirumqoWUcsQ/wBptAXfbKFHm4= X-Gm-Gg: ASbGnctJKKtndqBTlDL5hdJWZJDVlUmYxOzthpZAVHvrQrsgONT79kfk8g6MgbUPVgg vSHtl+W7ziZtR7t7BfosBfRuFv2bcYmxjC8fOfN1SBYcSgolA9FZZxsiitm2PRMTIiUS5isGw36 xM5+MfQ7fGJtXqeBNTtMi8T4icP6aElfNieWcgS5gwo1Ew2SuRAbr8jc/na0faQPqG0dXSE88rl W9HCN8gqEKLJJpFrrtAOozuFPuK/7/37xgA4IK2Ay524pDOAfTt4A== X-Google-Smtp-Source: AGHT+IGtMdMvQChRYDu6ipGP81wNRXfxlja92a5bcTceBrSH3LTru10XcvFatgNuBJMIKEk3mvL9KA== X-Received: by 2002:a05:6a00:e83:b0:725:b7dd:e668 with SMTP id d2e1a72fcca58-72d2201700cmr41671382b3a.17.1737012417519; Wed, 15 Jan 2025 23:26:57 -0800 (PST) Received: from [127.0.1.1] ([112.65.12.217]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-72d4059485bsm10164583b3a.83.2025.01.15.23.26.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 23:26:57 -0800 (PST) From: Jun Nie Date: Thu, 16 Jan 2025 15:25:57 +0800 Subject: [PATCH v4 08/16] drm/msm/dpu: bind correct pingpong for quad pipe Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250116-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v4-8-74749c6eba33@linaro.org> References: <20250116-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v4-0-74749c6eba33@linaro.org> In-Reply-To: <20250116-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v4-0-74749c6eba33@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jun Nie , Jessica Zhang X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1737012353; l=1981; i=jun.nie@linaro.org; s=20240403; h=from:subject:message-id; bh=fkwBKTtkClcI8zzn1B9oiPX8S9btYMX+2rqgtJiEZXE=; b=80/re1ViVNpyAQG3L20/2X75joL5lrM9EVkvlA8YAUQBWQimA7nvNtD3KQVN0iYfWhEtLtu48 w9oiV09z4p7Ax1m/RcCwDtdvkkhyvZL6zeMtSGUKAGlnIhfbXByaNMe X-Developer-Key: i=jun.nie@linaro.org; a=ed25519; pk=MNiBt/faLPvo+iJoP1hodyY2x6ozVXL8QMptmsKg3cc= There are 2 interfaces and 4 pingpong in quad pipe. Map the 2nd interface to 3rd PP instead of the 2nd PP. Signed-off-by: Jun Nie Reviewed-by: Dmitry Baryshkov Reviewed-by: Jessica Zhang --- drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 15 +++++++++++++-- 1 file changed, 13 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c b/drivers/gpu/drm/= msm/disp/dpu1/dpu_encoder.c index 42aa685e421c7..1f3054792a228 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c @@ -1220,7 +1220,8 @@ static void dpu_encoder_virt_atomic_mode_set(struct d= rm_encoder *drm_enc, struct dpu_hw_blk *hw_pp[MAX_CHANNELS_PER_ENC]; struct dpu_hw_blk *hw_ctl[MAX_CHANNELS_PER_ENC]; struct dpu_hw_blk *hw_dsc[MAX_CHANNELS_PER_ENC]; - int num_ctl, num_pp, num_dsc; + struct dpu_hw_blk *hw_lm[MAX_CHANNELS_PER_ENC]; + int num_lm, num_ctl, num_pp, num_dsc, num_pp_per_intf; unsigned int dsc_mask =3D 0; int i; =20 @@ -1275,11 +1276,21 @@ static void dpu_encoder_virt_atomic_mode_set(struct= drm_encoder *drm_enc, dpu_enc->cur_master->hw_cdm =3D hw_cdm ? to_dpu_hw_cdm(hw_cdm) : NULL; } =20 + num_lm =3D dpu_rm_get_assigned_resources(&dpu_kms->rm, global_state, + drm_enc->crtc, DPU_HW_BLK_LM, hw_lm, ARRAY_SIZE(hw_lm)); + + + /* + * There may be 4 PP and 2 INTF for quad pipe case, so INTF is not + * mapped to PP 1:1. Let's calculate the stride with pipe/INTF + */ + num_pp_per_intf =3D num_lm / dpu_enc->num_phys_encs; + for (i =3D 0; i < dpu_enc->num_phys_encs; i++) { struct dpu_encoder_phys *phys =3D dpu_enc->phys_encs[i]; struct dpu_hw_ctl *ctl0 =3D to_dpu_hw_ctl(hw_ctl[0]); =20 - phys->hw_pp =3D dpu_enc->hw_pp[i]; + phys->hw_pp =3D dpu_enc->hw_pp[num_pp_per_intf * i]; if (!phys->hw_pp) { DPU_ERROR_ENC(dpu_enc, "no pp block assigned at idx: %d\n", i); --=20 2.34.1