From nobody Sun Dec 14 21:56:08 2025 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7DA8D1DC9BE for ; Thu, 16 Jan 2025 07:27:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737012465; cv=none; b=FaC0nnu91VSixrl7s8BgeUKBcYM+G5CgG6BPpTf8DYbMqeYPbOGL5waEtcuzTzKcFAWbi3chM1a5UWUr17nx0XlFsirUidyN6FxWFGe4z3Zo1CHO47hMNPBdimav1ZfTmefCTgNzo9rIF63sASVw1wV/qJDnwopKvErPWox4ZYA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737012465; c=relaxed/simple; bh=a64yZUVbmjveaxw7MvfAQcSIf9K7WyhFoHvJmze3ZhI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=J3izUU+PUJ4vg2Zcm7eKy/Ic4snF8bCE6YQNcDRYaM3wK+AUlj2nu2IRuMW4KjPQrqYFhmcFF0/DZJqh2HgI6fe2ypuCyHWDo1OYsO0y675i9OjznoQtTOD+D49S2BVZO8gjuFtbyPm+fY6JgV6Vo3mWdGwUGvb21B4dHCJ29tk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ojBYEkj5; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ojBYEkj5" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-216401de828so8917245ad.3 for ; Wed, 15 Jan 2025 23:27:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737012464; x=1737617264; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Cu15j2NJTtLjV9+MVFGzHMBk+ND2a5wSao3sFlDFfjM=; b=ojBYEkj5ncw/5iGMUK+qKjbQkiiheGloXw9Fg82iTbTyZJpwbhE9panEDO29o71eev bALM3HCqmmLdA0EgvKBpZgv0T3zkXcNY6ZbJ2pukLLJoxQMgNJd9BMtvZyDTf2ubAlkj VzEex+PJbN4bw1SmYi4EqnrVHGpxkidB1Y3qDWsQbtWmPZQltCrncV3ntrBckPdYtzAx r2vhugmF/AGozNy7XodhSNBXzyAfpduLoq3XUmvpmy98NGYfJOjGT74lrDMdwIBoXoq+ fA50/JGsW/TZvHjT6FlyRybBPc6MM4P1hal9y4vsB60ibwWHGvj0cCTtnyoH1ecHiKIk cEHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737012464; x=1737617264; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Cu15j2NJTtLjV9+MVFGzHMBk+ND2a5wSao3sFlDFfjM=; b=Zcc+kNtdAfBqYAFRsrvA2tMTsZ7YZypX9eq123qQpESg5kHhLZD5DR/WvjS2JXszhY 7iTYjSUj/HC4nl/8pCT1+iQeirUqbRt+YamILfi86/3nWkiYo3+Jug4n5Hw9QiQc+5XG t7VN0zBOD/1vOI80yJ7ByRtKAof84bBd316gOJ09YFlaf/yd0OVtcYZNz5bmWA7/lPHf RdXAgzKi2/aQjKtZb1BERHISg53Srky3TGLrc/DQu+B4DouuIH8mZCmREMtLwbjc2xPl TPsm+wjxO9jVVK/A9nOQ5QUZcwMCwnLZ/E37fRbsirLk7meq9rILynSLfHVVDM9Rks59 JhQw== X-Forwarded-Encrypted: i=1; AJvYcCUqhk20mR/XcZDA1jTp8sl7XPphBkdm+OQbMCa15iPoOjhsrLwP1IgvlePSmy5IN6khqZT7+gMqzwIxtpw=@vger.kernel.org X-Gm-Message-State: AOJu0Ywerg9zkhtBPGCFS/s3sNSglf48y4iMEkCe5JQ5iQo5M9MkKZWD vYcaZqRGe5DCdJ4m/8c0cWW7JjhsRVH2HTzOTihXK1U2Rkpb4Q8d6jRPzQO35YnInXgsQkRMtD9 CJMY28A== X-Gm-Gg: ASbGncuZjRI8DRn8kx/v/8ulONap/TVbJg2cCeZU0PXb8w5WOGUpJ123YuKrRZXZkA/ IAuVxezciDcwrLx2Id4j5M2ya97zK+JfXlF1+jRqarRZsnOaUg4pS38V+E0uKGmsc+ot+m5euCx G9A35d8rOkX59AfE5636e6xJVZzaapkRD9c6Q53nhxd/VzBaEH1x0bwCSL5Wq0bhZeeBmTzrOnZ wShaR0EMFBETsJfh+IghcFVvi2ANqyNDwSC/Ix0UJiNNEIbK+HM3g== X-Google-Smtp-Source: AGHT+IFm84hxYMVEr0+ywyZZl87XBL/i+rgyjayVVPS3fcbervFdbTiM7rDGmDOi8kZxi6bOUnUopw== X-Received: by 2002:a05:6a21:2c15:b0:1e0:9cc2:84b1 with SMTP id adf61e73a8af0-1e88d09e13emr58284163637.30.1737012463853; Wed, 15 Jan 2025 23:27:43 -0800 (PST) Received: from [127.0.1.1] ([112.65.12.217]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-72d4059485bsm10164583b3a.83.2025.01.15.23.27.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 23:27:43 -0800 (PST) From: Jun Nie Date: Thu, 16 Jan 2025 15:26:04 +0800 Subject: [PATCH v4 15/16] drm/msm/dpu: Disable SSPP multi-rect mode for every pair Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250116-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v4-15-74749c6eba33@linaro.org> References: <20250116-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v4-0-74749c6eba33@linaro.org> In-Reply-To: <20250116-sm8650-v6-13-hmd-deckard-mdss-quad-upstream-33-v4-0-74749c6eba33@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jun Nie X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1737012353; l=1058; i=jun.nie@linaro.org; s=20240403; h=from:subject:message-id; bh=a64yZUVbmjveaxw7MvfAQcSIf9K7WyhFoHvJmze3ZhI=; b=LoRxm2CbOnuyS1YwLYTxXBpcl8r2bdQkUNXgYvF+hft9P5kfaGuNni01PeJrfTD4ZqL9BRGpw br3iGNDQUQeBxgmEr7nhgvZ5pnPUIL5foVNY1SR8XTgMkoKii2K+cWc X-Developer-Key: i=jun.nie@linaro.org; a=ed25519; pk=MNiBt/faLPvo+iJoP1hodyY2x6ozVXL8QMptmsKg3cc= Currently, 2 pipes are supported at most. It is enough to check id to know which pipe is in multi-rect mode and disable it. Multiple pairs are used and need to check multirect_index to decide what pipes are in multi-rect mode to disable them. Signed-off-by: Jun Nie --- drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c b/drivers/gpu/drm/ms= m/disp/dpu1/dpu_plane.c index d96f4405a4c26..d2e0fcfbc30cd 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c @@ -1480,7 +1480,7 @@ static void _dpu_plane_atomic_disable(struct drm_plan= e *plane) * clear multirect for the right pipe so that the SSPP * can be further reused in the solo mode */ - if (pipe->sspp && i =3D=3D 1) { + if (pipe->sspp && pipe->multirect_index =3D=3D DPU_SSPP_RECT_1) { pipe->multirect_index =3D DPU_SSPP_RECT_SOLO; pipe->multirect_mode =3D DPU_SSPP_MULTIRECT_NONE; =20 --=20 2.34.1