From nobody Tue Dec 16 07:20:36 2025 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8FB4B1FBEBD for ; Tue, 14 Jan 2025 18:20:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878832; cv=none; b=mi9jR9j4h9943iwoAHPHCwQJnv4TAGzs5Dya9nB2LKfsLEIza7SXZiXFEsoMioYM1CiSxy301RaUYGEvYBlE+wEryGX8b24fFdDzrxJ9iIQ3ZlKFF2fcIinBWYX2QZc+YiBjhrF+Bx4xBiPILFGhKyweHGb8kJFqHNaCajDIYqM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878832; c=relaxed/simple; bh=7YjXNF9oGShdZhzKzk/eCRLgzj9BhdR8/osJqO9ZgQ4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=CZ3ydqZxLswajxCDbFzBUA6g6614TxIeYuzzSOp+PaPR09A1YPQdEH16voFo26q3Ly/O7VdJMIgrNQkYSdcD8A4pqS3vpxYfj4sPh/ejFNHh5FMO5Ab6rJZziXs8CKVC4RUC77FvgDwUB0iB1n3rwottmxDu7w7QgonFZtlepFI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=TbKM1dPW; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="TbKM1dPW" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-3862d161947so2951017f8f.3 for ; Tue, 14 Jan 2025 10:20:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1736878828; x=1737483628; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PIuIJty2uqhsaw1AaN2g8ZruUYEFqWvfVdT0janz1p8=; b=TbKM1dPW506m8va4VX7zpJmT3kcEm91bv9SqYXczdeCe3RXEjXyVNuWDcB4I2O1tjd xjaUbgw1Da/KTlpb1SpRv6RZoyPgp8SVJgTFF/HQBRrr+N+Hu3VHXcTccenzm43mo/Rw 1Jdkmzd88Lsyn+QmvH9NAQaUZCfoLxVYT1Ipo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736878828; x=1737483628; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PIuIJty2uqhsaw1AaN2g8ZruUYEFqWvfVdT0janz1p8=; b=vrGaFMy5lZo53pJFjy6+QQI5ZM6d8h4pwaJ8W1zi4IEQciX8rTLVO8XdCuo63raOwK xnnu+y7MQe7pSNeIvt1CKLZ5WNdmJWX9uQbbX6vTGOPFgZhxV3mmz2zBL7Bvp/8t0cCR hkXEtbxLCexZO0WEHNH5l+bnL7aSNVWFDGZ4WdRbTsrQmUTenaQWTa1I4wVXBjFevWS5 BfKC3JOjpb9JWz+79h+N/EXgC7AerMqMcrtxWB2VvAAlhbNQkSJRteB7UWkcbKSFmb9H sC6GrPy5354uJIP6ylVCML3XpQOUoUZkJGp9W342SOgzOBa5gbPQiMa0pCJh8aq2/zPp F9EQ== X-Gm-Message-State: AOJu0YyD5bBFYWry0M+aLCCj8sRXKIgexzbcgbYJCAiPebHnyBejkp+N 62c6aKM9oe89DVoSbr2KquHZlyYPjkohGxmpzkhNo01sHrDFfPBJ3nxqQRfUAiiu0bzkfcSb75f 3 X-Gm-Gg: ASbGncux0DLCNH087OCSBM32Q0uxUdnQL0aIMR9jcAeb7bnFfDFWdNLZvUwI8lbhi+X Zt6PYOG7vgrIHy+9sCXwD0rT+b8IqxHiWoKGEzmQdrJvyicsiKIGp7QLetekbubaZQUjmRxyk0h Lhq/NV5G262WrfrK1zk2BLp5B1D0VPLMR+H8ZCY6+moTYsEClEIIYN08ey6iCC+Z4R1P/EEkA7f I7i+BTDMqRghXi2pTLo6IxgpreTTogu7FUx1TqSjdkA82Rj4qRzbUVAk+QtEjM6pUkTKaUzAKM5 +cF/9R6KT6TVeurrZ128ww== X-Google-Smtp-Source: AGHT+IFEtvq8lNyDvkrHdjLRBjHVUUwbwXWI277s0xLaa35ct/pf63BX5NJN1Rj/Rhh8JsOjKP5Jmw== X-Received: by 2002:a05:6000:156c:b0:382:5aae:87c7 with SMTP id ffacd0b85a97d-38a87312d17mr24074626f8f.31.1736878827238; Tue, 14 Jan 2025 10:20:27 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.42.147]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38be66b01c7sm278970f8f.22.2025.01.14.10.20.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 10:20:26 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Michael Turquette , Philipp Zabel , Rob Herring , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 1/4] dt-bindings: clock: convert stm32 rcc bindings to json-schema Date: Tue, 14 Jan 2025 19:19:46 +0100 Message-ID: <20250114182021.670435-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> References: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The patch converts st,stm32-rcc.txt to the JSON schema, but it does more than that. The old bindings, in fact, only covered the stm32f{4,7} platforms and not the stm32h7. Therefore, to avoid patch submission tests failing, it was necessary to add the corresponding compatible (i. e. st,stm32h743-rcc) and specify that, in this case, 3 are the clocks instead of the 2 required for the stm32f{4,7} platforms. Additionally, the old bindings made no mention of the st,syscfg property, which is used by both the stm32f{4,7} and the stm32h7 platforms. The patch also fixes the files referencing to the old st,stm32-rcc.txt. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v4: - Put st,stm32f746-rcc and st,stm32h743-rcc under the enum of first group. Changes in v3: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v2: - Fixup patches: 2/6 dt-bindings: reset: st,stm32-rcc: update reference due to rename 3/6 dt-bindings: clock: stm32fx: update reference due to rename - Update the commit message - Reduce the description section of the yaml file - List the items with description for the clocks property - Use only one example - Rename rcc to clock-controller@58024400 for the node of the example .../bindings/clock/st,stm32-rcc.txt | 138 ------------------ .../bindings/clock/st,stm32-rcc.yaml | 108 ++++++++++++++ .../bindings/reset/st,stm32-rcc.txt | 2 +- include/dt-bindings/clock/stm32fx-clock.h | 2 +- 4 files changed, 110 insertions(+), 140 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/st,stm32-rcc.txt create mode 100644 Documentation/devicetree/bindings/clock/st,stm32-rcc.ya= ml diff --git a/Documentation/devicetree/bindings/clock/st,stm32-rcc.txt b/Doc= umentation/devicetree/bindings/clock/st,stm32-rcc.txt deleted file mode 100644 index cfa04b614d8a..000000000000 --- a/Documentation/devicetree/bindings/clock/st,stm32-rcc.txt +++ /dev/null @@ -1,138 +0,0 @@ -STMicroelectronics STM32 Reset and Clock Controller -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D - -The RCC IP is both a reset and a clock controller. - -Please refer to clock-bindings.txt for common clock controller binding usa= ge. -Please also refer to reset.txt for common reset controller binding usage. - -Required properties: -- compatible: Should be: - "st,stm32f42xx-rcc" - "st,stm32f469-rcc" - "st,stm32f746-rcc" - "st,stm32f769-rcc" - -- reg: should be register base and length as documented in the - datasheet -- #reset-cells: 1, see below -- #clock-cells: 2, device nodes should specify the clock in their "clocks" - property, containing a phandle to the clock device node, an index select= ing - between gated clocks and other clocks and an index specifying the clock = to - use. -- clocks: External oscillator clock phandle - - high speed external clock signal (HSE) - - external I2S clock (I2S_CKIN) - -Example: - - rcc: rcc@40023800 { - #reset-cells =3D <1>; - #clock-cells =3D <2> - compatible =3D "st,stm32f42xx-rcc", "st,stm32-rcc"; - reg =3D <0x40023800 0x400>; - clocks =3D <&clk_hse>, <&clk_i2s_ckin>; - }; - -Specifying gated clocks -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D - -The primary index must be set to 0. - -The secondary index is the bit number within the RCC register bank, starti= ng -from the first RCC clock enable register (RCC_AHB1ENR, address offset 0x30= ). - -It is calculated as: index =3D register_offset / 4 * 32 + bit_offset. -Where bit_offset is the bit offset within the register (LSB is 0, MSB is 3= 1). - -To simplify the usage and to share bit definition with the reset and clock -drivers of the RCC IP, macros are available to generate the index in -human-readble format. - -For STM32F4 series, the macro are available here: - - include/dt-bindings/mfd/stm32f4-rcc.h - -Example: - - /* Gated clock, AHB1 bit 0 (GPIOA) */ - ... { - clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)> - }; - - /* Gated clock, AHB2 bit 4 (CRYP) */ - ... { - clocks =3D <&rcc 0 STM32F4_AHB2_CLOCK(CRYP)> - }; - -Specifying other clocks -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D - -The primary index must be set to 1. - -The secondary index is bound with the following magic numbers: - - 0 SYSTICK - 1 FCLK - 2 CLK_LSI (low-power clock source) - 3 CLK_LSE (generated from a 32.768 kHz low-speed external - crystal or ceramic resonator) - 4 CLK_HSE_RTC (HSE division factor for RTC clock) - 5 CLK_RTC (real-time clock) - 6 PLL_VCO_I2S (vco frequency of I2S pll) - 7 PLL_VCO_SAI (vco frequency of SAI pll) - 8 CLK_LCD (LCD-TFT) - 9 CLK_I2S (I2S clocks) - 10 CLK_SAI1 (audio clocks) - 11 CLK_SAI2 - 12 CLK_I2SQ_PDIV (post divisor of pll i2s q divisor) - 13 CLK_SAIQ_PDIV (post divisor of pll sai q divisor) - - 14 CLK_HSI (Internal ocscillator clock) - 15 CLK_SYSCLK (System Clock) - 16 CLK_HDMI_CEC (HDMI-CEC clock) - 17 CLK_SPDIF (SPDIF-Rx clock) - 18 CLK_USART1 (U(s)arts clocks) - 19 CLK_USART2 - 20 CLK_USART3 - 21 CLK_UART4 - 22 CLK_UART5 - 23 CLK_USART6 - 24 CLK_UART7 - 25 CLK_UART8 - 26 CLK_I2C1 (I2S clocks) - 27 CLK_I2C2 - 28 CLK_I2C3 - 29 CLK_I2C4 - 30 CLK_LPTIMER (LPTimer1 clock) - 31 CLK_PLL_SRC - 32 CLK_DFSDM1 - 33 CLK_ADFSDM1 - 34 CLK_F769_DSI -) - -Example: - - /* Misc clock, FCLK */ - ... { - clocks =3D <&rcc 1 STM32F4_APB1_CLOCK(TIM2)> - }; - - -Specifying softreset control of devices -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D - -Device nodes should specify the reset channel required in their "resets" -property, containing a phandle to the reset device node and an index speci= fying -which channel to use. -The index is the bit number within the RCC registers bank, starting from R= CC -base address. -It is calculated as: index =3D register_offset / 4 * 32 + bit_offset. -Where bit_offset is the bit offset within the register. -For example, for CRC reset: - crc =3D AHB1RSTR_offset / 4 * 32 + CRCRST_bit_offset =3D 0x10 / 4 * 32 += 12 =3D 140 - -example: - - timer2 { - resets =3D <&rcc STM32F4_APB1_RESET(TIM2)>; - }; diff --git a/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml b/Do= cumentation/devicetree/bindings/clock/st,stm32-rcc.yaml new file mode 100644 index 000000000000..8f2494a0b28e --- /dev/null +++ b/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml @@ -0,0 +1,108 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/st,stm32-rcc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics STM32 Reset Clock Controller + +maintainers: + - Dario Binacchi + +description: | + The RCC IP is both a reset and a clock controller. + The reset phandle argument is the bit number within the RCC registers ba= nk, + starting from RCC base address. + +properties: + compatible: + oneOf: + - items: + - enum: + - st,stm32f42xx-rcc + - st,stm32f746-rcc + - st,stm32h743-rcc + - const: st,stm32-rcc + - items: + - enum: + - st,stm32f469-rcc + - const: st,stm32f42xx-rcc + - const: st,stm32-rcc + - items: + - enum: + - st,stm32f769-rcc + - const: st,stm32f746-rcc + - const: st,stm32-rcc + + reg: + maxItems: 1 + + '#reset-cells': + const: 1 + + '#clock-cells': + enum: [1, 2] + + clocks: + minItems: 2 + maxItems: 3 + + st,syscfg: + $ref: /schemas/types.yaml#/definitions/phandle + description: + Phandle to system configuration controller. It can be used to contro= l the + power domain circuitry. + +required: + - compatible + - reg + - '#reset-cells' + - '#clock-cells' + - clocks + - st,syscfg + +allOf: + - if: + properties: + compatible: + contains: + const: st,stm32h743-rcc + then: + properties: + '#clock-cells': + const: 1 + description: | + The clock index for the specified type. + clocks: + items: + - description: high speed external (HSE) clock input + - description: low speed external (LSE) clock input + - description: Inter-IC sound (I2S) clock input + else: + properties: + '#clock-cells': + const: 2 + description: | + - The first cell is the clock type, possible values are 0 for + gated clocks and 1 otherwise. + - The second cell is the clock index for the specified type. + clocks: + items: + - description: high speed external (HSE) clock input + - description: Inter-IC sound (I2S) clock input + +additionalProperties: false + +examples: + # Reset and Clock Control Module node: + - | + clock-controller@58024400 { + compatible =3D "st,stm32h743-rcc", "st,stm32-rcc"; + reg =3D <0x58024400 0x400>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + clocks =3D <&clk_hse>, <&clk_lse>, <&clk_i2s>; + st,syscfg =3D <&pwrcfg>; + }; + +... diff --git a/Documentation/devicetree/bindings/reset/st,stm32-rcc.txt b/Doc= umentation/devicetree/bindings/reset/st,stm32-rcc.txt index 01db34375192..384035e8e60b 100644 --- a/Documentation/devicetree/bindings/reset/st,stm32-rcc.txt +++ b/Documentation/devicetree/bindings/reset/st,stm32-rcc.txt @@ -3,4 +3,4 @@ STMicroelectronics STM32 Peripheral Reset Controller =20 The RCC IP is both a reset and a clock controller. =20 -Please see Documentation/devicetree/bindings/clock/st,stm32-rcc.txt +Please see Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml diff --git a/include/dt-bindings/clock/stm32fx-clock.h b/include/dt-binding= s/clock/stm32fx-clock.h index e5dad050d518..b6ff9c68cb3f 100644 --- a/include/dt-bindings/clock/stm32fx-clock.h +++ b/include/dt-bindings/clock/stm32fx-clock.h @@ -10,7 +10,7 @@ * List of clocks which are not derived from system clock (SYSCLOCK) * * The index of these clocks is the secondary index of DT bindings - * (see Documentation/devicetree/bindings/clock/st,stm32-rcc.txt) + * (see Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml) * * e.g: ; --=20 2.43.0 From nobody Tue Dec 16 07:20:36 2025 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DDAE41F9EBB for ; Tue, 14 Jan 2025 18:20:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878832; cv=none; b=vGs9Lt980B71hsv5bArrUIONGxKMC9Qqaf8DIVKhbxauM881CkwFuujLUuDi0WSV7eEnNdkoVopFdyVQa1pWcXRD7VUz8gzvv8xwed0zkhwFpyVRqGlCaod56OTIwwJ1aH6Z3VcDaNVn1h/BevwTkOjguTZs8xuKRaHLf0ND60c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878832; c=relaxed/simple; bh=4K9iFpgEz2yPmgk+BJfkf6hcPSKJsJttyhj2iGZgWmI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=b8mrUllwir4muGfhG4vaQ5QS4kylRdN2HymzjC+w/ifEA0Ykhc9ZdItfFDpkRh8oHnZZwzGNe7WT3GtnxvW6NaFKPQJgSetl2QZMaZztFyUTm22L2PApX1l2T9YXIgtBroPxNqZRV4kg079iMPMSZojSgo/i1RPjE6IPIwzTm4A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=mOCbxCAC; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="mOCbxCAC" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-385f07cd1a4so4757440f8f.1 for ; Tue, 14 Jan 2025 10:20:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1736878829; x=1737483629; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zpzT+aUzJ1Q97S7iT1IDWutNkzHMdDAlflIDJCmxtro=; b=mOCbxCACQOc50vvkgEzEeLqza2s+kVpZNNQ4EO9HXiuo9u+U3VfCCZO1KHIMwmmUOl 3j0AiuQPNtZwa0sWBVojyOW+Marlt2BRwUh+4qj2LTZ9gGcGC0xdVMG8Wz1EduI4sUB1 jPb5faCXgnIq0cqG8xz6W19h3lMf1DwdJttmU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736878829; x=1737483629; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zpzT+aUzJ1Q97S7iT1IDWutNkzHMdDAlflIDJCmxtro=; b=lFfGhBSZmITBd5qG39OyZA0B7SbJ3G6Tg3CdURJqF2Hqme94z03QVk2CFuuz1wIYJu gN4fdu6pxD3ORCuDVWt2QhWBw9+afd5Xzfh3zmMW19SSsX4xeP8Ei6ETH+JiEEhMcynk XzUo0aADyRR3bnXh2C7Jnfko6xqPC0pRrThVgYYbv7L/NK9Xl/SLF2PFyhXCYk88oI52 XhPUwZhtHQ+GKU8PKPUt6oYPncEskr1CPgXaoII3tSDx72wK8eMIxt+i6R0Y/cz3gsHT UdoYfydQBOnuVxOorvrOX6v3MuEhwCUrJg6vsNOpA1VyvaU01DWjwiYNIvogvoDDV9P+ mTfA== X-Gm-Message-State: AOJu0YyQLbyAJenJaQyw8SaWnoBcfa1sW7MK8Sbb/MkwTBpPLkJKYNyH qewaXVyhTgkoa+SwevmLphmOy25I9rMGlzOxFy+Txkg64YoaHt9jEa0KS8GvqyIPlLxRrvqW6OU 4 X-Gm-Gg: ASbGncsQZFkPwByRR7ZXDNkp6wWX/5ambslukUoRqvz0aapCk3k9mqSHoWHwYOjjRtJ FB2IPzcchtWhgOxf5RREp0dTTDBaD+JU8xuc7wwVEtWnkbn2hUhzu7LiNFzaXG6FEZE6egeWWNw gGkBChYKVGJSqHJ8yPlnJuqmQkhmm9acnMEb2sKM59Isb7MccVwvgrs5+VFj30zFmeb+0R4WeSa QL0FCGkp+y5KGWzx9pZWeF40bbDYmlkJZjsAu7r8XDSVdhHiofY70Md+EKenujCk4hFg/mKiGiY QJiogDvCTEICN7qdS4M+kw== X-Google-Smtp-Source: AGHT+IHnG0SooqxUeZ0EsULhwv0RsoU3JoPUI7vSBUDQG3JQ9VKYcmjmgQ2ZhBW1LT60TAvEZ1greg== X-Received: by 2002:a5d:6da2:0:b0:385:fc70:7f6 with SMTP id ffacd0b85a97d-38a872fadf3mr22273830f8f.7.1736878828905; Tue, 14 Jan 2025 10:20:28 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.42.147]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38be66b01c7sm278970f8f.22.2025.01.14.10.20.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 10:20:28 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Michael Turquette , Rob Herring , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 2/4] dt-bindings: clock: st,stm32-rcc: support spread spectrum clocking Date: Tue, 14 Jan 2025 19:19:47 +0100 Message-ID: <20250114182021.670435-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> References: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The addition of DT bindings for enabling and tuning spread spectrum clocking generation is available only for the main PLL of stm32f{4,7} platforms. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- (no changes since v3) Changes in v3: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v2: - Update the commit message - Change st,ssc-modmethod type from non-unique-string-array to string .../bindings/clock/st,stm32-rcc.yaml | 36 +++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml b/Do= cumentation/devicetree/bindings/clock/st,stm32-rcc.yaml index 8f2494a0b28e..f83a6120d65a 100644 --- a/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml +++ b/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml @@ -53,6 +53,26 @@ properties: Phandle to system configuration controller. It can be used to contro= l the power domain circuitry. =20 + st,ssc-modfreq-hz: + description: + The modulation frequency for main PLL (in Hz) + + st,ssc-moddepth-permyriad: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + The modulation rate for main PLL (in permyriad, i.e. 0.01%) + minimum: 25 + maximum: 200 + + st,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/string + description: + The modulation techniques for main PLL. + items: + enum: + - center-spread + - down-spread + required: - compatible - reg @@ -78,6 +98,10 @@ allOf: - description: high speed external (HSE) clock input - description: low speed external (LSE) clock input - description: Inter-IC sound (I2S) clock input + st,ssc-modfreq-hz: false + st,ssc-moddepth-permyriad: false + st,ssc-modmethod: false + else: properties: '#clock-cells': @@ -95,6 +119,18 @@ additionalProperties: false =20 examples: # Reset and Clock Control Module node: + - | + clock-controller@40023800 { + compatible =3D "st,stm32f42xx-rcc", "st,stm32-rcc"; + reg =3D <0x40023800 0x400>; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + clocks =3D <&clk_hse>, <&clk_i2s_ckin>; + st,syscfg =3D <&pwrcfg>; + st,ssc-modfreq-hz =3D <10000>; + st,ssc-moddepth-permyriad =3D <200>; + st,ssc-modmethod =3D "center-spread"; + }; - | clock-controller@58024400 { compatible =3D "st,stm32h743-rcc", "st,stm32-rcc"; --=20 2.43.0 From nobody Tue Dec 16 07:20:36 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D34F1FCF79 for ; Tue, 14 Jan 2025 18:20:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878834; cv=none; b=EFby43VscChHctl0joQ2uWONHs7GEpUuGPD3WdL6DkHQW6UrwkIxRknruAVVNn5oXIbld3UiHDV/TrdMV/CH3OSOD8V3XLa/gSrvvFS2a57eE8dkZVPGBjiD7YzmDrcj2yvg6vvdajjTAE8UlJs3CDDp94a0fap16AawHSrH7J8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878834; c=relaxed/simple; bh=54AnFoYFZcZqYgavjCEUI5tS3rZv1k1LrPOchNuHl/w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MT8QO9jqmvV768MSnG8Atc73gNgimjSJ6GDJhWUTpiUxC9QPxxgbDB4qak49M/PgutwDUuctegDhA/S2fPEIPa9GTzOS9UYre2rlrQVI3Jnl7wHp0ntubkb9juEwCUabE+Tg3V+tOtlKWxtpvXsHWeQPBkKVm417YxTEWnDMzcg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=J/XG3Tmx; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="J/XG3Tmx" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-436281c8a38so42006075e9.3 for ; Tue, 14 Jan 2025 10:20:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1736878830; x=1737483630; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4PuckIz6TtMrm6FhKB7AMqxRoyDL7dpmszhuAU6edRg=; b=J/XG3TmxVxNxOaEVXd09pGGAEdlUlxkfu2aP/JKvNhmm3VWOAme82p/gz1EcCVlsmg Bu7xaR43zqzYdqvTHoeQQurLTXWJDGpU8iOpIq0MefXHdBCM7XAvkH6CFwQTP4DcGgjO 9kAGAfDD9JrG9tpNFc7sxC4PD/znl+3L4cxnM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736878830; x=1737483630; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4PuckIz6TtMrm6FhKB7AMqxRoyDL7dpmszhuAU6edRg=; b=UleMb9bjgnz8xxBELZ8yzgeMvqL0vp/oNCru5o78gXEhRUzTswtVI+wauXk0nRLnm5 Er0+Nbk5S7qzZPQYTQXaOrsqIu53AgNJQoanCdYVPeZFowhh9U5twphzPJxyyo+Qs7zi eQ/t1mUZPGl7k3nzH9wT71w7TFPyr0KDRU80/AomHMj/10+R4/GNfA6sqSXJ5JGwuiYg zTGt7yhuPHQh5pafV0BfasL+ujVesL9cJUbZeT9for15FpJx2W6EzBVfIpPAUyvZHeUb gdFV+2QO8l6GbX/WMcJTM6kaIG8DgsojYDkgs4NSfnwOUm3QCKE6IcgphDpq4tjjMP05 M44g== X-Gm-Message-State: AOJu0YzoZMvflAmlU0H9ph/nABxlticLOu3wAbVFTBp8TnA/MZBaWEsf CiFLUUl7wVPxyLv67Ps1WYKOI/yG5xihlJ3IuuGh64Ql7/nESaez3bZiU1t99AAXfMmV3ExUFAn k X-Gm-Gg: ASbGncub49EDma7BrOTyFCMum+pvDU8z4rHAjtXHdoyp2coMSfQJdo3W1zumGFbF5tE O2hXZiAODDX8hrZ1K6tyJz1hcHMciPeyyp+svA3qVvI4yS2QKAX8Hoo31GEspYaXUWZmlvo79f2 BbMVDsqHiFCAh2koQyl7eAuTnqCvodL8F/pi0h6XrJukXXK8R48JtBJqEY2PvlrlJOqEwesMJ6M Dq7mgvKIFxsxx/3YtmSWYtcWA9VmDO/mdAFFNMJYuNN+s/3GpwnDggwPYQAaXuvC17QVHMncsOW mwjdKG6wbnMsWWuSOF7Nfg== X-Google-Smtp-Source: AGHT+IGg8Flgcd5l6IUz8p8YGCesmVvDp+YPLJXbTETLgCS7syXTYsMMOkRNhniDeCoESET8hKOsHw== X-Received: by 2002:a05:600c:4f0d:b0:434:ffe3:bc7d with SMTP id 5b1f17b1804b1-436e26ba521mr286846075e9.16.1736878830386; Tue, 14 Jan 2025 10:20:30 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.42.147]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38be66b01c7sm278970f8f.22.2025.01.14.10.20.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 10:20:30 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Maxime Coquelin , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 3/4] clk: stm32f4: use FIELD helpers to access the PLLCFGR fields Date: Tue, 14 Jan 2025 19:19:48 +0100 Message-ID: <20250114182021.670435-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> References: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use GENMASK() along with FIELD_GET() and FIELD_PREP() helpers to access the PLLCFGR fields instead of manually masking and shifting. Signed-off-by: Dario Binacchi --- (no changes since v1) drivers/clk/clk-stm32f4.c | 12 +++++++++--- 1 file changed, 9 insertions(+), 3 deletions(-) diff --git a/drivers/clk/clk-stm32f4.c b/drivers/clk/clk-stm32f4.c index 07c13ebe327d..db1c56c8d54f 100644 --- a/drivers/clk/clk-stm32f4.c +++ b/drivers/clk/clk-stm32f4.c @@ -5,6 +5,7 @@ * Inspired by clk-asm9260.c . */ =20 +#include #include #include #include @@ -39,6 +40,8 @@ #define STM32F4_RCC_DCKCFGR 0x8c #define STM32F7_RCC_DCKCFGR2 0x90 =20 +#define STM32F4_RCC_PLLCFGR_N_MASK GENMASK(14, 6) + #define NONE -1 #define NO_IDX NONE #define NO_MUX NONE @@ -632,9 +635,11 @@ static unsigned long stm32f4_pll_recalc(struct clk_hw = *hw, { struct clk_gate *gate =3D to_clk_gate(hw); struct stm32f4_pll *pll =3D to_stm32f4_pll(gate); + unsigned long val; unsigned long n; =20 - n =3D (readl(base + pll->offset) >> 6) & 0x1ff; + val =3D readl(base + pll->offset); + n =3D FIELD_GET(STM32F4_RCC_PLLCFGR_N_MASK, val); =20 return parent_rate * n; } @@ -673,9 +678,10 @@ static int stm32f4_pll_set_rate(struct clk_hw *hw, uns= igned long rate, =20 n =3D rate / parent_rate; =20 - val =3D readl(base + pll->offset) & ~(0x1ff << 6); + val =3D readl(base + pll->offset) & ~STM32F4_RCC_PLLCFGR_N_MASK; + val |=3D FIELD_PREP(STM32F4_RCC_PLLCFGR_N_MASK, n); =20 - writel(val | ((n & 0x1ff) << 6), base + pll->offset); + writel(val, base + pll->offset); =20 if (pll_state) stm32f4_pll_enable(hw); --=20 2.43.0 From nobody Tue Dec 16 07:20:36 2025 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A325F1FCFE1 for ; Tue, 14 Jan 2025 18:20:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878835; cv=none; b=l9wI1ue2qO7Aj3eY6A/5VZCubXpSyHPZUXxOENWeJwhj2zETWmYeqSrId5Mp3MuvIEJBCVkqcXms9RSPv3t/UoMvRLwC2Y2BvPaXMczA9871+43FReLH+/31CMzLZzKEnnerqlK5EYebWnHYApfwTH47uI8Bzs63q6nY48FL7Es= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736878835; c=relaxed/simple; bh=YEgm9CBcngqM2lvhZoThnrk7EAinCX1sVHlbZ+5CiF4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=L0otv09F6pMKDax+oyLbg76VNvQSE1ATkV5VgLg4xRyPDA/d2wy+OfdYpZzkwdIeMDR2OHejbiKcFPmCeJBvPisFeNbFKM44rtMgjjB4IRAqBf4yOmhkqf94BIcUBjamrT5/0lY0v+EE7M9qalSXgT3FMiKHYSvoO+1juEkT56E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=nhl9i+Mk; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="nhl9i+Mk" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-436326dcb1cso41691105e9.0 for ; Tue, 14 Jan 2025 10:20:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1736878832; x=1737483632; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zkVJ9sQJb2vv3dExk46APkrSl3qRZZR081phjk5hrNg=; b=nhl9i+MkpZUC5YvT0XuDto170aesOPPyNnKlJESDr/LEX5wyHb8SRZFDo/oB9cZlN1 44qkac566/oo/Gh6ED/U5z859qCOliu1iGCXOGsDT7T/ZlHfWrjW4eIGySe9r0lma30b 0LAnT37KyndG8fCHFAzypDsZ5sltjDSf4v1Og= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736878832; x=1737483632; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zkVJ9sQJb2vv3dExk46APkrSl3qRZZR081phjk5hrNg=; b=QOT8LuIqNBh6rldK/3FeJE1LPhWl0i6R0lHkbWUUgT5DkhPiMzDBQsGp7nUEAcTRGD +1On9SfhNZXrmAHwijn8TIUPLskdPmjx9OTNVoo7+08Ps0xmUAhjprLiZHnoYgXBmr1J BJKL6BLvFvoB0A8SZvlFvI/73ny6tV263dPSvHlWZ+j0FZSDp23goges2S6mTau7kXuk qdd8FRrXmEr7hnmGXq5TIpOFUMWFR/BxpJd5B6aOrgGTJ507q+Mk1qqv26CVShjgmkuh 5/HQ+ATIW1G3HucCLfZZoVSgaAsY7VVTT6EK/2QQ43BgkOhgrL/u3UakefLbmi3Pw9C5 hqpA== X-Gm-Message-State: AOJu0YyWdpuwXiQMhhUNGNw6Fvw9/8X1GIR07Hgp+qzRMUzahGJQYtCi m/qH4EDCpgAJo4Ey09nsbrJGFOxQS7T+bXAIvPTPUhVIXNMdwIQAD8xm7qcMeW6zZLy6rr8Nktf i X-Gm-Gg: ASbGncshDlz4lbKZ8yMo5dh+XjV0sDoOWOkThDCqR+oCfk5rK9bXN+Hawo3JJj5wwX9 BkMQOMwoBng3pnpAOd91GOjo9SKZJ4zqeLgorIMQhu4mugpjryCEriCtwfoTD7kd0obmR5zYp+1 fDHCl2+pYwUqXuI9w2wQBmPTALkjHB62IvHKUxiakPU0AENZOQ56mzln1Oxfq7hIdAh6NQEF21C KcW9XMTNrHguD7Xj+6xS8TazreDPexTtm5NQh2nEFPhR2vKhVk9ZOWsokQi/5rYY/z7CvJBvgK5 iBTL7bLWgSfUQ/14GNwAJQ== X-Google-Smtp-Source: AGHT+IFTHsaO4pRWj/ycSK7tK4wq2QnfEdwhDWA14Pe+guQjbbmIcKTGCb6cXgJjyJ8q3PXu6BJlEQ== X-Received: by 2002:a5d:6c68:0:b0:385:fd07:85f8 with SMTP id ffacd0b85a97d-38a872ebfbdmr20001278f8f.29.1736878831746; Tue, 14 Jan 2025 10:20:31 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.42.147]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38be66b01c7sm278970f8f.22.2025.01.14.10.20.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 10:20:31 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Maxime Coquelin , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 4/4] clk: stm32f4: support spread spectrum clock generation Date: Tue, 14 Jan 2025 19:19:49 +0100 Message-ID: <20250114182021.670435-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> References: <20250114182021.670435-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support spread spectrum clock generation for the main PLL, the only one for which this functionality is available. Tested on the STM32F469I-DISCO board. Signed-off-by: Dario Binacchi --- Changes in v4: - Improve the compatible property in patch 1/4 "dt-bindings: clock: convert stm32 rcc bindings to json-schema" Changes in v3: - Changes to patch 4/4 "clk: stm32f4: support spread spectrum clock generat= ion" according to Stephen Boyd's suggestions. - Drop pr_debug() from stm32f4_pll_set_ssc() - Add __init to stm32f4_pll_init_ssc() and stm32f4_pll_ssc_parse_dt(). - Add const to conf parameter of stm32f4_pll_init_ssc(). - Use fwnode_property_match_property_string() to parse the st,ssc-modmethod dts property. Changes in v2: - Fixup patches: 2/6 dt-bindings: reset: st,stm32-rcc: update reference due to rename 3/6 dt-bindings: clock: stm32fx: update reference due to rename to 1/6 dt-bindings: clock: convert stm32 rcc bindings to json-schema - Changes to dt-bindings: clock: convert stm32 rcc bindings to json-schema - Changes to dt-bindings: clock: st,stm32-rcc: support spread spectrum cloc= king drivers/clk/clk-stm32f4.c | 143 +++++++++++++++++++++++++++++++++++++- 1 file changed, 140 insertions(+), 3 deletions(-) diff --git a/drivers/clk/clk-stm32f4.c b/drivers/clk/clk-stm32f4.c index db1c56c8d54f..f476883bc93b 100644 --- a/drivers/clk/clk-stm32f4.c +++ b/drivers/clk/clk-stm32f4.c @@ -35,6 +35,7 @@ #define STM32F4_RCC_APB2ENR 0x44 #define STM32F4_RCC_BDCR 0x70 #define STM32F4_RCC_CSR 0x74 +#define STM32F4_RCC_SSCGR 0x80 #define STM32F4_RCC_PLLI2SCFGR 0x84 #define STM32F4_RCC_PLLSAICFGR 0x88 #define STM32F4_RCC_DCKCFGR 0x8c @@ -42,6 +43,12 @@ =20 #define STM32F4_RCC_PLLCFGR_N_MASK GENMASK(14, 6) =20 +#define STM32F4_RCC_SSCGR_SSCGEN BIT(31) +#define STM32F4_RCC_SSCGR_SPREADSEL BIT(30) +#define STM32F4_RCC_SSCGR_RESERVED_MASK GENMASK(29, 28) +#define STM32F4_RCC_SSCGR_INCSTEP_MASK GENMASK(27, 13) +#define STM32F4_RCC_SSCGR_MODPER_MASK GENMASK(12, 0) + #define NONE -1 #define NO_IDX NONE #define NO_MUX NONE @@ -367,6 +374,16 @@ static const struct stm32f4_gate_data stm32f769_gates[= ] __initconst =3D { { STM32F4_RCC_APB2ENR, 30, "mdio", "apb2_div" }, }; =20 +enum stm32f4_pll_ssc_mod_type { + STM32F4_PLL_SSC_CENTER_SPREAD, + STM32F4_PLL_SSC_DOWN_SPREAD, +}; + +static const char * const stm32f4_ssc_mod_methods[] __initconst =3D { + [STM32F4_PLL_SSC_DOWN_SPREAD] =3D "down-spread", + [STM32F4_PLL_SSC_CENTER_SPREAD] =3D "center-spread", +}; + /* * This bitmask tells us which bit offsets (0..192) on STM32F4[23]xxx * have gate bits associated with them. Its combined hweight is 71. @@ -512,6 +529,12 @@ static const struct clk_div_table pll_divr_table[] =3D= { { 2, 2 }, { 3, 3 }, { 4, 4 }, { 5, 5 }, { 6, 6 }, { 7, 7 }, { 0 } }; =20 +struct stm32f4_pll_ssc { + unsigned int mod_freq; + unsigned int mod_depth; + enum stm32f4_pll_ssc_mod_type mod_type; +}; + struct stm32f4_pll { spinlock_t *lock; struct clk_gate gate; @@ -519,6 +542,8 @@ struct stm32f4_pll { u8 bit_rdy_idx; u8 status; u8 n_start; + bool ssc_enable; + struct stm32f4_pll_ssc ssc_conf; }; =20 #define to_stm32f4_pll(_gate) container_of(_gate, struct stm32f4_pll, gate) @@ -541,6 +566,7 @@ struct stm32f4_vco_data { u8 offset; u8 bit_idx; u8 bit_rdy_idx; + bool sscg; }; =20 static const struct stm32f4_vco_data vco_data[] =3D { @@ -661,6 +687,32 @@ static long stm32f4_pll_round_rate(struct clk_hw *hw, = unsigned long rate, return *prate * n; } =20 +static void stm32f4_pll_set_ssc(struct clk_hw *hw, unsigned long parent_ra= te, + unsigned int ndiv) +{ + struct clk_gate *gate =3D to_clk_gate(hw); + struct stm32f4_pll *pll =3D to_stm32f4_pll(gate); + struct stm32f4_pll_ssc *ssc =3D &pll->ssc_conf; + u32 modeper, incstep; + u32 sscgr; + + sscgr =3D readl(base + STM32F4_RCC_SSCGR); + /* reserved field must be kept at reset value */ + sscgr &=3D STM32F4_RCC_SSCGR_RESERVED_MASK; + + modeper =3D DIV_ROUND_CLOSEST(parent_rate, 4 * ssc->mod_freq); + incstep =3D DIV_ROUND_CLOSEST(((1 << 15) - 1) * ssc->mod_depth * ndiv, + 5 * 10000 * modeper); + sscgr |=3D STM32F4_RCC_SSCGR_SSCGEN | + FIELD_PREP(STM32F4_RCC_SSCGR_INCSTEP_MASK, incstep) | + FIELD_PREP(STM32F4_RCC_SSCGR_MODPER_MASK, modeper); + + if (ssc->mod_type) + sscgr |=3D STM32F4_RCC_SSCGR_SPREADSEL; + + writel(sscgr, base + STM32F4_RCC_SSCGR); +} + static int stm32f4_pll_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) { @@ -683,6 +735,9 @@ static int stm32f4_pll_set_rate(struct clk_hw *hw, unsi= gned long rate, =20 writel(val, base + pll->offset); =20 + if (pll->ssc_enable) + stm32f4_pll_set_ssc(hw, parent_rate, n); + if (pll_state) stm32f4_pll_enable(hw); =20 @@ -788,6 +843,84 @@ static struct clk_hw *clk_register_pll_div(const char = *name, return hw; } =20 +static int __init stm32f4_pll_init_ssc(struct clk_hw *hw, + const struct stm32f4_pll_ssc *conf) +{ + struct clk_gate *gate =3D to_clk_gate(hw); + struct stm32f4_pll *pll =3D to_stm32f4_pll(gate); + struct clk_hw *parent; + unsigned long parent_rate; + int pll_state; + unsigned long n, val; + + parent =3D clk_hw_get_parent(hw); + if (!parent) { + pr_err("%s: failed to get clock parent\n", __func__); + return -ENODEV; + } + + parent_rate =3D clk_hw_get_rate(parent); + + pll->ssc_enable =3D true; + memcpy(&pll->ssc_conf, conf, sizeof(pll->ssc_conf)); + + pll_state =3D stm32f4_pll_is_enabled(hw); + + if (pll_state) + stm32f4_pll_disable(hw); + + val =3D readl(base + pll->offset); + n =3D FIELD_GET(STM32F4_RCC_PLLCFGR_N_MASK, val); + + pr_debug("%s: pll: %s, parent: %s, parent-rate: %lu, n: %lu\n", + __func__, clk_hw_get_name(hw), clk_hw_get_name(parent), + parent_rate, n); + + stm32f4_pll_set_ssc(hw, parent_rate, n); + + if (pll_state) + stm32f4_pll_enable(hw); + + return 0; +} + +static int __init stm32f4_pll_ssc_parse_dt(struct device_node *np, + struct stm32f4_pll_ssc *conf) +{ + int ret; + const char *s; + + if (!conf) + return -EINVAL; + + ret =3D of_property_read_u32(np, "st,ssc-modfreq-hz", &conf->mod_freq); + if (ret) + return ret; + + ret =3D of_property_read_u32(np, "st,ssc-moddepth-permyriad", + &conf->mod_depth); + if (ret) { + pr_err("%pOF: missing st,ssc-moddepth-permyriad\n", np); + return ret; + } + + ret =3D fwnode_property_match_property_string(of_fwnode_handle(np), + "st,ssc-modmethod", + stm32f4_ssc_mod_methods, + ARRAY_SIZE(stm32f4_ssc_mod_methods)); + if (ret < 0) { + pr_err("%pOF: failed to get st,ssc-modmethod\n", np); + return ret; + } + + conf->mod_type =3D ret; + + pr_debug("%pOF: SSCG settings: mod_freq: %d, mod_depth: %d mod_method: %s= [%d]\n", + np, conf->mod_freq, conf->mod_depth, s, conf->mod_type); + + return 0; +} + static struct clk_hw *stm32f4_rcc_register_pll(const char *pllsrc, const struct stm32f4_pll_data *data, spinlock_t *lock) { @@ -1695,7 +1828,8 @@ static void __init stm32f4_rcc_init(struct device_nod= e *np) const struct of_device_id *match; const struct stm32f4_clk_data *data; unsigned long pllm; - struct clk_hw *pll_src_hw; + struct clk_hw *pll_src_hw, *pll_vco_hw; + struct stm32f4_pll_ssc ssc_conf; =20 base =3D of_iomap(np, 0); if (!base) { @@ -1754,8 +1888,8 @@ static void __init stm32f4_rcc_init(struct device_nod= e *np) clk_hw_register_fixed_factor(NULL, "vco_in", pll_src, 0, 1, pllm); =20 - stm32f4_rcc_register_pll("vco_in", &data->pll_data[0], - &stm32f4_clk_lock); + pll_vco_hw =3D stm32f4_rcc_register_pll("vco_in", &data->pll_data[0], + &stm32f4_clk_lock); =20 clks[PLL_VCO_I2S] =3D stm32f4_rcc_register_pll("vco_in", &data->pll_data[1], &stm32f4_clk_lock); @@ -1900,6 +2034,9 @@ static void __init stm32f4_rcc_init(struct device_nod= e *np) =20 of_clk_add_hw_provider(np, stm32f4_rcc_lookup_clk, NULL); =20 + if (!stm32f4_pll_ssc_parse_dt(np, &ssc_conf)) + stm32f4_pll_init_ssc(pll_vco_hw, &ssc_conf); + return; fail: kfree(clks); --=20 2.43.0