From nobody Tue Dec 16 14:42:01 2025 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79CAC28EC98 for ; Tue, 14 Jan 2025 09:11:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736845899; cv=none; b=DkDtep0eZbksQZLilhoj77J9HA6prpJtTToJemVi009MgXFWu+d0oBqzIygngNsP6W6iHhdIjD5LBp9pEu0nQB0yihYDRqPBsz+mkIbNw/VoIrO4KLMHc0HoaSSB0xp2pi+jE7ylAo79kgv33EctTMFFHpId3YBJALgUZcbNDUg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736845899; c=relaxed/simple; bh=Jm64LKstJ4pAW9yrMK46CoLm71la60rak1jBChy8Qio=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jHAltEtWQJX39z9Rzz/oh7KJtRbFEsGUjsw2l3e3j+MqM/pOfW9uhmDIte9SSLGkhXipJtcsvC2kCBcVKQsUFS8B0KV3xyiMNwGNwE497JqXvpIYl4COjsJxBDw84DlWIRdurk9tOQnhDxmai2ZNsHak86RyuoCAUcPLXXjTxts= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=is4RTWpG; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="is4RTWpG" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-aafc9d75f8bso1013144766b.2 for ; Tue, 14 Jan 2025 01:11:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1736845896; x=1737450696; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=siX7FCTD0wixOLRdc1jnWvPAPiYOmQR7y0biY9ez4Ss=; b=is4RTWpGFfkuujd48o4N8R9JU1m3pgji0Yl4CUxkXNOSGi8xh9KaghXrIODi2rUsVS /haGcCuvsdJ06yB9t49IHdZDoLK80GGSBbcXlnO8Ul2FxTo1REx3XzZQc9tMcrhADvoW MTsHPZHFpYZd9v6GpSCzjmUaRQmQ93Csroi48= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736845896; x=1737450696; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=siX7FCTD0wixOLRdc1jnWvPAPiYOmQR7y0biY9ez4Ss=; b=xG+VPwRW8rfXUJTPbWQutLmC2lwbB7bcU3EEuECJzKG87z9pAXIpZebiXJaNedKhlU QSIflVpgHbd6ohBwYE/YzkfpMkDw9UZiEXqxJpSu72zVmYRe6nI7VtPo+obAC3juprhH uHjGwQxg3d4ZfXqobWm50cWQOf2WqkM8yiLR/Aat6NmRuobABTFeVdoxWSXv0l61926K sQc3KeQyPunU0e1wil0kjVcShzjnqDUbKTfeNsupDuBNsxdZwR38UsKFOgvR9CGozA8F 8lWPgFosIaayQ+g3xBlycRF5spY8RTx7xfwOdsmE1dZ/FwQvsoUhEXpxZGfFj+U9Wf5y WfeQ== X-Gm-Message-State: AOJu0YzQ4yjg/DOARkO162LG1LSghw/2q8qxkfn/W4ETLKPhl5xGnnB4 AX5jSoHUYmAn8VkE8eC6JyHHFIrMqFBipB7JMbCOeEsW922c77eENyos60kVXE/WT9X/Yu/oSB9 l X-Gm-Gg: ASbGncsM+UJC48oouvlfRSsbR1K9Hr9Bf0SjpypLhA8yFxmK/uYuK4mdc5ZbaOPxAD3 jNx8go/0p8080rUfwaX6ELfpJo5vRT6yLpae65sri82hhhMT7KihtUAuTm+zOUvwCNJW2RaRa58 quvCazzoAY+w7ZTRg+PQr5xd4Y1aDf/YRmyY/VRU1pKgAnCQHpfhpbpVTGwct9e+ZxKTGqK0WZP MtTRB04r4peCLVpDJ9OvKA3rnF3hFB7A5wny2CUJrKZpv5oMkPos7f2LBaaYOjoAr6Nv+zsdeB5 7MDQejIlpFPboZYv/Vu0Zw== X-Google-Smtp-Source: AGHT+IEv+eCR9PUfncvDs0wzTMLxOKsmlNsAPus1k4vRWAgjsSpUPjW9jboACPYNr+RGKV19oiU74w== X-Received: by 2002:a17:907:704:b0:aa6:a87e:f2e1 with SMTP id a640c23a62f3a-ab2abcb198emr2288992866b.56.1736845895670; Tue, 14 Jan 2025 01:11:35 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.42.147]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab2c95b7317sm599640766b.154.2025.01.14.01.11.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 01:11:35 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Michael Turquette , Rob Herring , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 2/4] dt-bindings: clock: st,stm32-rcc: support spread spectrum clocking Date: Tue, 14 Jan 2025 10:11:14 +0100 Message-ID: <20250114091128.528757-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250114091128.528757-1-dario.binacchi@amarulasolutions.com> References: <20250114091128.528757-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The addition of DT bindings for enabling and tuning spread spectrum clocking generation is available only for the main PLL of stm32f{4,7} platforms. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v3: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v2: - Update the commit message - Change st,ssc-modmethod type from non-unique-string-array to string .../bindings/clock/st,stm32-rcc.yaml | 36 +++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml b/Do= cumentation/devicetree/bindings/clock/st,stm32-rcc.yaml index 779e547700be..628bbbcf2875 100644 --- a/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml +++ b/Documentation/devicetree/bindings/clock/st,stm32-rcc.yaml @@ -56,6 +56,26 @@ properties: Phandle to system configuration controller. It can be used to contro= l the power domain circuitry. =20 + st,ssc-modfreq-hz: + description: + The modulation frequency for main PLL (in Hz) + + st,ssc-moddepth-permyriad: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + The modulation rate for main PLL (in permyriad, i.e. 0.01%) + minimum: 25 + maximum: 200 + + st,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/string + description: + The modulation techniques for main PLL. + items: + enum: + - center-spread + - down-spread + required: - compatible - reg @@ -81,6 +101,10 @@ allOf: - description: high speed external (HSE) clock input - description: low speed external (LSE) clock input - description: Inter-IC sound (I2S) clock input + st,ssc-modfreq-hz: false + st,ssc-moddepth-permyriad: false + st,ssc-modmethod: false + else: properties: '#clock-cells': @@ -98,6 +122,18 @@ additionalProperties: false =20 examples: # Reset and Clock Control Module node: + - | + clock-controller@40023800 { + compatible =3D "st,stm32f42xx-rcc", "st,stm32-rcc"; + reg =3D <0x40023800 0x400>; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + clocks =3D <&clk_hse>, <&clk_i2s_ckin>; + st,syscfg =3D <&pwrcfg>; + st,ssc-modfreq-hz =3D <10000>; + st,ssc-moddepth-permyriad =3D <200>; + st,ssc-modmethod =3D "center-spread"; + }; - | clock-controller@58024400 { compatible =3D "st,stm32h743-rcc", "st,stm32-rcc"; --=20 2.43.0