From nobody Tue Dec 16 10:37:48 2025 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D3F621CDA13 for ; Tue, 14 Jan 2025 15:31:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736868716; cv=none; b=ILiFhwgxkvoXwQzL/rHl1pgal0v2eJ36tJOoZ8i85v3rUfeMrSv2H7seFbkBT0xaXaFZN5ikRCRaLnGodTbFqPfjHUMkfAKxfWErxm5raFrWYm/18/ddRQ4YNOAK3wkc1/vS79B+j/Udaw/OdEbFDw2eDKCyYZef5JvESj4GC0w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736868716; c=relaxed/simple; bh=v1+O4noY3O0s65OrfzA8R59Ys8F2s28DZZGvtlbpJsg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=cpUwct/FyoUepiCnVqzUYr2kLDF4FVTNzwSQ6u60OJ3YagfYBMO+qe8+oL72mNuYXld1YX3liZwx58vNVfK8TFxSdqKRgY1IsPyeUocEita15Ll9BCIg0Y5opoFjx18/pALZMa/N7EY7ijYjH3yXPABd/ZWpnzw37wfoyP+Qh2A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=b+fxTTb1; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="b+fxTTb1" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-388cae9eb9fso3009486f8f.3 for ; Tue, 14 Jan 2025 07:31:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736868713; x=1737473513; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZuhTyNXJGoJmvY2b3b+eX+Gs7fiX+q1of8RI8yzzWR0=; b=b+fxTTb1TzxwAAIi9ec7h9eiNoFnlC30+kRP+rLVD2pV7wjZDmAaH6RCROwcrffXqt IJb4d9FVY+gqixbwGmPk9Bmhoj9Qie0LrtFJbbdLpkt3xcWEZDS5UpqAAyo2eZJSrIZG x1uUbY4MIZxp6MhTbpMkYM9u9t4NgpvNTb855y9BzmT0DKOpDqQVdyBNv5jW+NC5BpDi oM3BH+94p2pQBT9m3S7b5Z+E7FsGwCEMKtbhlZRq9JYO/vbGJZkLJKZBB9B4F2xERUQt ajw/+F8bbVj2pguKLU1XgH5n5G0kg9i63kxaHVhhU35nAnMpBz9XL/mXkPMN3QbzTsnP T/ZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736868713; x=1737473513; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZuhTyNXJGoJmvY2b3b+eX+Gs7fiX+q1of8RI8yzzWR0=; b=ta0clLQ7Zt2TFJ9Y+8zoRQjJsCH5/SJzTmNbWUNPfRbxHoe/OAI7igbZiRt78WPJ1t xGuPLvZ3xTjaRTuyVIma/nCi8Q1rznoaTBl07ENrVjLHDpvUhR8q+hwyQavOhCoXwlin Wl6A1GVe96mrx8FGq8OsATzwxFGFV22PB/nDpn1Zj1BQFBks4gz9Yq6Ak3oJwFwuhgPY smRJiWtIkq3NePUDFA6BqGHCwAFPyfMvnf81CLRG8UQji+QEeu6JZFMO9DfeXpLSfqCq SZA979GQYvEBKEuMvkK4Y+nrOBgZ7VC0XM6sTIXenGbdcg9rGiAiTGMKzevsCGE5hUK9 wt4A== X-Forwarded-Encrypted: i=1; AJvYcCVZht7bCasNxZyYoafovSqdio3jhUXIpaHwxL1cCm+2j9ok/1UWtvDvUnI+SfzxawDmfK21g0JJ729UNa4=@vger.kernel.org X-Gm-Message-State: AOJu0YyWs+8Z071QEnoG1fYP6Vo4SeGJO9/Uv5WO2c99q6mxdME7cPzJ /CY4hb0cnav3EpQhL9gP5ECWiNC6nE9nSfvTVlnXXAFeZeDfzPZath8oU/tTl/c= X-Gm-Gg: ASbGnctXWsAjrTPV/eh1laca/v8WKBsiu8Erew8cK2gSl/WdNFTglicfWs2HTzMi5V2 BDxYl8juV1EOONiFUsuPAzp87HziWBtvhqer8wanJr3EslSeHtxuWe33pKpdwirNXDEbXRwVoJG fnJ3ofpjdUPJA73H4mrqQTfRHUghOcRAUuoWF3F7QH9eB6sgFWJTqN1PTF1zuLeim340Ws38k+D 3Pq/LUqZSSWgl/c3ABXOgZd5tz7+CNajGk7Kk/JFDlmiE/ooO1oxQvTEYo= X-Google-Smtp-Source: AGHT+IE4URCzRCcKwzMMg5I6jlVUcPCNFuZwZxe/rvVw9KP+ZpeRnhfpFCTY29EMVrFPBsE7qLoIQg== X-Received: by 2002:a05:6000:1564:b0:38a:8d32:274e with SMTP id ffacd0b85a97d-38a8d322b18mr18955634f8f.5.1736868713121; Tue, 14 Jan 2025 07:31:53 -0800 (PST) Received: from [127.0.1.1] ([87.13.70.66]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38a8e4b8116sm15049907f8f.79.2025.01.14.07.31.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 07:31:52 -0800 (PST) From: Angelo Dureghello X-Google-Original-From: Angelo Dureghello Date: Tue, 14 Jan 2025 16:30:16 +0100 Subject: [PATCH v4 7/9] iio: dac: ad3552r: share model data structures Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250114-wip-bl-ad3552r-axi-v0-iio-testing-carlos-v4-7-979402e33545@baylibre.com> References: <20250114-wip-bl-ad3552r-axi-v0-iio-testing-carlos-v4-0-979402e33545@baylibre.com> In-Reply-To: <20250114-wip-bl-ad3552r-axi-v0-iio-testing-carlos-v4-0-979402e33545@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , Jonathan Cameron , David Lechner , Nuno Sa Cc: Jonathan Cameron , linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, Angelo Dureghello X-Mailer: b4 0.14.1 From: Angelo Dureghello Preparing for new parts to be added also in the hs driver, set model data structures in ad3552r-common.c, to be accessible from both -hs and non hs driver. Reviewed-by: David Lechner Reviewed-by: Nuno Sa Signed-off-by: Angelo Dureghello --- drivers/iio/dac/ad3552r-common.c | 46 ++++++++++++++++++++++++++++++++++++= ---- drivers/iio/dac/ad3552r-hs.c | 8 ------- drivers/iio/dac/ad3552r.c | 36 ------------------------------- drivers/iio/dac/ad3552r.h | 6 ++++-- 4 files changed, 46 insertions(+), 50 deletions(-) diff --git a/drivers/iio/dac/ad3552r-common.c b/drivers/iio/dac/ad3552r-com= mon.c index 03e0864f5084..ded90bf57baf 100644 --- a/drivers/iio/dac/ad3552r-common.c +++ b/drivers/iio/dac/ad3552r-common.c @@ -11,23 +11,21 @@ =20 #include "ad3552r.h" =20 -const s32 ad3552r_ch_ranges[AD3552R_MAX_RANGES][2] =3D { +static const s32 ad3552r_ch_ranges[AD3552R_MAX_RANGES][2] =3D { [AD3552R_CH_OUTPUT_RANGE_0__2P5V] =3D { 0, 2500 }, [AD3552R_CH_OUTPUT_RANGE_0__5V] =3D { 0, 5000 }, [AD3552R_CH_OUTPUT_RANGE_0__10V] =3D { 0, 10000 }, [AD3552R_CH_OUTPUT_RANGE_NEG_5__5V] =3D { -5000, 5000 }, [AD3552R_CH_OUTPUT_RANGE_NEG_10__10V] =3D { -10000, 10000 } }; -EXPORT_SYMBOL_NS_GPL(ad3552r_ch_ranges, "IIO_AD3552R"); =20 -const s32 ad3542r_ch_ranges[AD3542R_MAX_RANGES][2] =3D { +static const s32 ad3542r_ch_ranges[AD3542R_MAX_RANGES][2] =3D { [AD3542R_CH_OUTPUT_RANGE_0__2P5V] =3D { 0, 2500 }, [AD3542R_CH_OUTPUT_RANGE_0__5V] =3D { 0, 5000 }, [AD3542R_CH_OUTPUT_RANGE_0__10V] =3D { 0, 10000 }, [AD3542R_CH_OUTPUT_RANGE_NEG_5__5V] =3D { -5000, 5000 }, [AD3542R_CH_OUTPUT_RANGE_NEG_2P5__7P5V] =3D { -2500, 7500 } }; -EXPORT_SYMBOL_NS_GPL(ad3542r_ch_ranges, "IIO_AD3552R"); =20 /* Gain * AD3552R_GAIN_SCALE */ static const s32 gains_scaling_table[] =3D { @@ -37,6 +35,46 @@ static const s32 gains_scaling_table[] =3D { [AD3552R_CH_GAIN_SCALING_0_125] =3D 125 }; =20 +const struct ad3552r_model_data ad3541r_model_data =3D { + .model_name =3D "ad3541r", + .chip_id =3D AD3541R_ID, + .num_hw_channels =3D 1, + .ranges_table =3D ad3542r_ch_ranges, + .num_ranges =3D ARRAY_SIZE(ad3542r_ch_ranges), + .requires_output_range =3D true, +}; +EXPORT_SYMBOL_NS_GPL(ad3541r_model_data, "IIO_AD3552R"); + +const struct ad3552r_model_data ad3542r_model_data =3D { + .model_name =3D "ad3542r", + .chip_id =3D AD3542R_ID, + .num_hw_channels =3D 2, + .ranges_table =3D ad3542r_ch_ranges, + .num_ranges =3D ARRAY_SIZE(ad3542r_ch_ranges), + .requires_output_range =3D true, +}; +EXPORT_SYMBOL_NS_GPL(ad3542r_model_data, "IIO_AD3552R"); + +const struct ad3552r_model_data ad3551r_model_data =3D { + .model_name =3D "ad3551r", + .chip_id =3D AD3551R_ID, + .num_hw_channels =3D 1, + .ranges_table =3D ad3552r_ch_ranges, + .num_ranges =3D ARRAY_SIZE(ad3552r_ch_ranges), + .requires_output_range =3D false, +}; +EXPORT_SYMBOL_NS_GPL(ad3551r_model_data, "IIO_AD3552R"); + +const struct ad3552r_model_data ad3552r_model_data =3D { + .model_name =3D "ad3552r", + .chip_id =3D AD3552R_ID, + .num_hw_channels =3D 2, + .ranges_table =3D ad3552r_ch_ranges, + .num_ranges =3D ARRAY_SIZE(ad3552r_ch_ranges), + .requires_output_range =3D false, +}; +EXPORT_SYMBOL_NS_GPL(ad3552r_model_data, "IIO_AD3552R"); + u16 ad3552r_calc_custom_gain(u8 p, u8 n, s16 goffs) { return FIELD_PREP(AD3552R_MASK_CH_RANGE_OVERRIDE, 1) | diff --git a/drivers/iio/dac/ad3552r-hs.c b/drivers/iio/dac/ad3552r-hs.c index 25ee716b57cd..98711f742c70 100644 --- a/drivers/iio/dac/ad3552r-hs.c +++ b/drivers/iio/dac/ad3552r-hs.c @@ -532,14 +532,6 @@ static int ad3552r_hs_probe(struct platform_device *pd= ev) return devm_iio_device_register(&pdev->dev, indio_dev); } =20 -static const struct ad3552r_model_data ad3552r_model_data =3D { - .model_name =3D "ad3552r", - .chip_id =3D AD3552R_ID, - .num_hw_channels =3D 2, - .ranges_table =3D ad3552r_ch_ranges, - .num_ranges =3D ARRAY_SIZE(ad3552r_ch_ranges), -}; - static const struct of_device_id ad3552r_hs_of_id[] =3D { { .compatible =3D "adi,ad3552r", .data =3D &ad3552r_model_data }, { } diff --git a/drivers/iio/dac/ad3552r.c b/drivers/iio/dac/ad3552r.c index e7206af53af6..9d28e06b80c0 100644 --- a/drivers/iio/dac/ad3552r.c +++ b/drivers/iio/dac/ad3552r.c @@ -649,42 +649,6 @@ static int ad3552r_probe(struct spi_device *spi) return devm_iio_device_register(&spi->dev, indio_dev); } =20 -static const struct ad3552r_model_data ad3541r_model_data =3D { - .model_name =3D "ad3541r", - .chip_id =3D AD3541R_ID, - .num_hw_channels =3D 1, - .ranges_table =3D ad3542r_ch_ranges, - .num_ranges =3D ARRAY_SIZE(ad3542r_ch_ranges), - .requires_output_range =3D true, -}; - -static const struct ad3552r_model_data ad3542r_model_data =3D { - .model_name =3D "ad3542r", - .chip_id =3D AD3542R_ID, - .num_hw_channels =3D 2, - .ranges_table =3D ad3542r_ch_ranges, - .num_ranges =3D ARRAY_SIZE(ad3542r_ch_ranges), - .requires_output_range =3D true, -}; - -static const struct ad3552r_model_data ad3551r_model_data =3D { - .model_name =3D "ad3551r", - .chip_id =3D AD3551R_ID, - .num_hw_channels =3D 1, - .ranges_table =3D ad3552r_ch_ranges, - .num_ranges =3D ARRAY_SIZE(ad3552r_ch_ranges), - .requires_output_range =3D false, -}; - -static const struct ad3552r_model_data ad3552r_model_data =3D { - .model_name =3D "ad3552r", - .chip_id =3D AD3552R_ID, - .num_hw_channels =3D 2, - .ranges_table =3D ad3552r_ch_ranges, - .num_ranges =3D ARRAY_SIZE(ad3552r_ch_ranges), - .requires_output_range =3D false, -}; - static const struct spi_device_id ad3552r_id[] =3D { { .name =3D "ad3541r", diff --git a/drivers/iio/dac/ad3552r.h b/drivers/iio/dac/ad3552r.h index 4b5581039ae9..3dc8d1d9c0f9 100644 --- a/drivers/iio/dac/ad3552r.h +++ b/drivers/iio/dac/ad3552r.h @@ -134,8 +134,10 @@ #define AD3542R_MAX_RANGES 5 #define AD3552R_QUAD_SPI 2 =20 -extern const s32 ad3552r_ch_ranges[AD3552R_MAX_RANGES][2]; -extern const s32 ad3542r_ch_ranges[AD3542R_MAX_RANGES][2]; +extern const struct ad3552r_model_data ad3541r_model_data; +extern const struct ad3552r_model_data ad3542r_model_data; +extern const struct ad3552r_model_data ad3551r_model_data; +extern const struct ad3552r_model_data ad3552r_model_data; =20 enum ad3552r_id { AD3541R_ID =3D 0x400b, --=20 2.47.0