From nobody Tue Feb 10 00:09:25 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C06DA1F0E39 for ; Tue, 7 Jan 2025 13:10:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736255435; cv=none; b=BKhsbOB3g6fBvuYjFQrZzh1LGFmvsJlm+TrR7Ee4WF5O/mG7Y7RKkIy/ARGUv3Ji+3BnD4sqIoUyoueH6O6SMsPJCRfOPlMidJRoqGWlMAtxg92wNORdWV83bJe8w4dg0s6wqR7wNwAjKBos4D5OnotUlUOMfLP2fIBgR0sd/fk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736255435; c=relaxed/simple; bh=Yp7wtG/6fbwK5J4heCVRQsbeAIaIxac6wdVB/naceR8=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=R4wxb76fWtXB3gjiTn2VLF+QwqRRZVGJXlEgSb8Zzt98h/ZdKa45cV1UQyFMaxE0NMuTUleazthqzi2s3aZTB0uV72SlJHrC/xN2lgMl+ZPcAbDbEHw/mL7QGVGQDa6VEVGZ5h2rD9e/KiTw7QkBwDi/BN8hCKQ7IhwFhOO+ivA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=h8wdJ7pI; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="h8wdJ7pI" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4363298fff2so22103725e9.3 for ; Tue, 07 Jan 2025 05:10:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1736255430; x=1736860230; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=cV4oC9+EL8srSyzO8Y7L+t+TVZRrKU1b9fLi0ltBXl4=; b=h8wdJ7pIy5SkhzAeW027VbvRrsQFzXiE+C133Ho/JYFQLWoC9HpM/J4I1hElPFINe0 t3MQEq8vlkwsVaCxqOQqUBNKeQBQYYYsVL8ABozXcIPaq5zE2rKrt9Cjo6/IyYgu5NRc uDYjPOpJ5F8lRXHycJUKdBwQE3lNVNjvaYGt478TySyii8RJ873CSZUGac6PoffKR1tV jsrCcDzAcK1c6rhKmfJENKseWDEu6l2Dd8JeFofnHCWQHYWg40YLks6h2lCGcqv3Yp0Q Imlby4YPbtWc8DmnLcwMrvX0uwoDRRHvJ9fQ0t3aUbGFPvZ671dou2KvBcNvwp+2gEVW kNxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736255430; x=1736860230; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=cV4oC9+EL8srSyzO8Y7L+t+TVZRrKU1b9fLi0ltBXl4=; b=v/6nAdbfqgEmtKRMN/64/NhFWhzQCVFuAnF/a7J3auL3JSWaV8AvPP4McWFDtudxnJ Dd8TXNwwnQ/BddbxypbxCgU1en78m7U9AdQ0jVYL2yjYaKDJg6F2wtYHODj/+vyIjVOh FSjPCW24+o4p9B3Y+ZL9EMJIpmUnV28O4orMCodstRaEk1RZBmonX4OafgVskaXb8Oca /ClFZXdAtVZMAt2qaVhczvftnBiM4URXNKfZ9jbhZN4JIFLFrUSocAso0QQC85LRJGdO 82Kl3fy/Dt7eDCTsP8IOFt6uxqHGhux+jpt5f01mGyvwnQ1r0OEYxAYN8qZzEGwoUjFI Uibg== X-Forwarded-Encrypted: i=1; AJvYcCU1FMXUvKZcyaxwLj01PX1tHS8jN1qArO8nEimX+dfOBAeguhv0B6s+d70aisWStF4MIhRm0eIWESWkLsc=@vger.kernel.org X-Gm-Message-State: AOJu0Yzg3/FmV4f8Ec3B187Y9jnDhPKwKyhP+wfgrNx6HgNKWS3fBrz0 KLYZYwD47iisod8/243F4hF3VAwhETjVV/y6DXkvkzCbYqmQE+HWqnfP6duFbnw= X-Gm-Gg: ASbGnct6PkCBnn4URBrm7evgTfEADjHnmuDSGxHYqHVBQLorEdQiVC66Lsmc+1wxhGB 0gVKPlPFf8f4zc6Chgu38rmXs41aeM2Fh3MHY9BYJ5q00br78THSnMLvMiegA5eQJbkut2jvHm1 xYUskCdMBwpI0iLon9mSkNhIO3bjjwgCHBMUlDjXMFhvmd5Rk4iVhhO4RQu5O+qxGG9eXs6U55n 4Fqf0Fy8hcXt88U5PRpV0kVfwsoA7uzUZIg6WbUlshaYywIJDkUP2mLZOI7ROGWu8ygmOQ= X-Google-Smtp-Source: AGHT+IFojlvlfBDLwc4jTLHA9St8h6hsy3yqCuHX8QBdkRJhEHjq4U9E5nYclZkRpdSwtLeTTkzBFQ== X-Received: by 2002:a05:600c:1da0:b0:42c:aeee:80a with SMTP id 5b1f17b1804b1-43668b7a8b8mr201416125e9.7.1736255430084; Tue, 07 Jan 2025 05:10:30 -0800 (PST) Received: from krzk-bin.. ([178.197.223.165]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-436611ea387sm603189915e9.6.2025.01.07.05.10.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jan 2025 05:10:29 -0800 (PST) From: Krzysztof Kozlowski To: Vasily Khoruzhick , Yangtao Li , "Rafael J. Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, imx@lists.linux.dev Cc: Krzysztof Kozlowski Subject: [PATCH] dt-bindings: thermal: Correct indentation and style in DTS example Date: Tue, 7 Jan 2025 14:10:26 +0100 Message-ID: <20250107131027.246608-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" DTS example in the bindings should be indented with 2- or 4-spaces and aligned with opening '- |', so correct any differences like 3-spaces or mixtures 2- and 4-spaces in one binding. No functional changes here, but saves some comments during reviews of new patches built on existing code. Signed-off-by: Krzysztof Kozlowski Acked-by: Chen-Yu Tsai Acked-by: Rob Herring (Arm) --- .../thermal/allwinner,sun8i-a83t-ths.yaml | 48 +++++++++---------- .../bindings/thermal/imx-thermal.yaml | 36 +++++++------- .../bindings/thermal/imx8mm-thermal.yaml | 8 ++-- 3 files changed, 46 insertions(+), 46 deletions(-) diff --git a/Documentation/devicetree/bindings/thermal/allwinner,sun8i-a83t= -ths.yaml b/Documentation/devicetree/bindings/thermal/allwinner,sun8i-a83t-= ths.yaml index dad8de900495..3e61689f6dd4 100644 --- a/Documentation/devicetree/bindings/thermal/allwinner,sun8i-a83t-ths.ya= ml +++ b/Documentation/devicetree/bindings/thermal/allwinner,sun8i-a83t-ths.ya= ml @@ -142,38 +142,38 @@ unevaluatedProperties: false examples: - | thermal-sensor@1f04000 { - compatible =3D "allwinner,sun8i-a83t-ths"; - reg =3D <0x01f04000 0x100>; - interrupts =3D <0 31 0>; - nvmem-cells =3D <&ths_calibration>; - nvmem-cell-names =3D "calibration"; - #thermal-sensor-cells =3D <1>; + compatible =3D "allwinner,sun8i-a83t-ths"; + reg =3D <0x01f04000 0x100>; + interrupts =3D <0 31 0>; + nvmem-cells =3D <&ths_calibration>; + nvmem-cell-names =3D "calibration"; + #thermal-sensor-cells =3D <1>; }; =20 - | thermal-sensor@1c25000 { - compatible =3D "allwinner,sun8i-h3-ths"; - reg =3D <0x01c25000 0x400>; - clocks =3D <&ccu 0>, <&ccu 1>; - clock-names =3D "bus", "mod"; - resets =3D <&ccu 2>; - interrupts =3D <0 31 0>; - nvmem-cells =3D <&ths_calibration>; - nvmem-cell-names =3D "calibration"; - #thermal-sensor-cells =3D <0>; + compatible =3D "allwinner,sun8i-h3-ths"; + reg =3D <0x01c25000 0x400>; + clocks =3D <&ccu 0>, <&ccu 1>; + clock-names =3D "bus", "mod"; + resets =3D <&ccu 2>; + interrupts =3D <0 31 0>; + nvmem-cells =3D <&ths_calibration>; + nvmem-cell-names =3D "calibration"; + #thermal-sensor-cells =3D <0>; }; =20 - | thermal-sensor@5070400 { - compatible =3D "allwinner,sun50i-h6-ths"; - reg =3D <0x05070400 0x100>; - clocks =3D <&ccu 0>; - clock-names =3D "bus"; - resets =3D <&ccu 2>; - interrupts =3D <0 15 0>; - nvmem-cells =3D <&ths_calibration>; - nvmem-cell-names =3D "calibration"; - #thermal-sensor-cells =3D <1>; + compatible =3D "allwinner,sun50i-h6-ths"; + reg =3D <0x05070400 0x100>; + clocks =3D <&ccu 0>; + clock-names =3D "bus"; + resets =3D <&ccu 2>; + interrupts =3D <0 15 0>; + nvmem-cells =3D <&ths_calibration>; + nvmem-cell-names =3D "calibration"; + #thermal-sensor-cells =3D <1>; }; =20 ... diff --git a/Documentation/devicetree/bindings/thermal/imx-thermal.yaml b/D= ocumentation/devicetree/bindings/thermal/imx-thermal.yaml index 337560562337..949b154856c5 100644 --- a/Documentation/devicetree/bindings/thermal/imx-thermal.yaml +++ b/Documentation/devicetree/bindings/thermal/imx-thermal.yaml @@ -80,19 +80,19 @@ examples: #include =20 efuse@21bc000 { - #address-cells =3D <1>; - #size-cells =3D <1>; - compatible =3D "fsl,imx6sx-ocotp", "syscon"; - reg =3D <0x021bc000 0x4000>; - clocks =3D <&clks IMX6SX_CLK_OCOTP>; + #address-cells =3D <1>; + #size-cells =3D <1>; + compatible =3D "fsl,imx6sx-ocotp", "syscon"; + reg =3D <0x021bc000 0x4000>; + clocks =3D <&clks IMX6SX_CLK_OCOTP>; =20 - tempmon_calib: calib@38 { - reg =3D <0x38 4>; - }; + tempmon_calib: calib@38 { + reg =3D <0x38 4>; + }; =20 - tempmon_temp_grade: temp-grade@20 { - reg =3D <0x20 4>; - }; + tempmon_temp_grade: temp-grade@20 { + reg =3D <0x20 4>; + }; }; =20 anatop@20c8000 { @@ -103,12 +103,12 @@ examples: <0 127 IRQ_TYPE_LEVEL_HIGH>; =20 tempmon { - compatible =3D "fsl,imx6sx-tempmon"; - interrupts =3D ; - fsl,tempmon =3D <&anatop>; - nvmem-cells =3D <&tempmon_calib>, <&tempmon_temp_grade>; - nvmem-cell-names =3D "calib", "temp_grade"; - clocks =3D <&clks IMX6SX_CLK_PLL3_USB_OTG>; - #thermal-sensor-cells =3D <0>; + compatible =3D "fsl,imx6sx-tempmon"; + interrupts =3D ; + fsl,tempmon =3D <&anatop>; + nvmem-cells =3D <&tempmon_calib>, <&tempmon_temp_grade>; + nvmem-cell-names =3D "calib", "temp_grade"; + clocks =3D <&clks IMX6SX_CLK_PLL3_USB_OTG>; + #thermal-sensor-cells =3D <0>; }; }; diff --git a/Documentation/devicetree/bindings/thermal/imx8mm-thermal.yaml = b/Documentation/devicetree/bindings/thermal/imx8mm-thermal.yaml index bef0e95e7416..df6c7c5d519f 100644 --- a/Documentation/devicetree/bindings/thermal/imx8mm-thermal.yaml +++ b/Documentation/devicetree/bindings/thermal/imx8mm-thermal.yaml @@ -63,10 +63,10 @@ examples: #include =20 thermal-sensor@30260000 { - compatible =3D "fsl,imx8mm-tmu"; - reg =3D <0x30260000 0x10000>; - clocks =3D <&clk IMX8MM_CLK_TMU_ROOT>; - #thermal-sensor-cells =3D <0>; + compatible =3D "fsl,imx8mm-tmu"; + reg =3D <0x30260000 0x10000>; + clocks =3D <&clk IMX8MM_CLK_TMU_ROOT>; + #thermal-sensor-cells =3D <0>; }; =20 ... --=20 2.43.0