From nobody Mon Feb 9 15:19:34 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 700971E9B18 for ; Tue, 7 Jan 2025 13:10:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736255432; cv=none; b=R2Q3lZ6+69WNNA4uUnX+7v9/Bsfta5TYAEePUPUkn5rKfxpzSHGXSBtIa98V6p3fO30pNXbx+cpbyYtK4scqXL3Wp585b5qDXb7Yn4D3OpAUgIbyx/+38FCm0OoQPGam9I7Q64sINhvX4m+a4P4KCt8fWdpJG/dX5YdwixZ68jk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736255432; c=relaxed/simple; bh=0JeW1euoB3mqtevYwIWIIfurYugfrIFM2IgHcLrHDAY=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=X/OGdH2CJYFlhdimi9DFw27JiT0gDdTBclRG8nCk1KphY7Hp2NxkVtNNpMu0WTvABEKWS4G27P0AlNE6R7d4QRSp/eZ21u48djH3S381QdMNL/usVsmcCvXY7oHYFLIxHdQgNdkNPAxA6J4mfoSibWHoJlTHlkcWLCt6m2iYgME= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=eyjrwPId; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="eyjrwPId" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-385d7fe2732so1451614f8f.1 for ; Tue, 07 Jan 2025 05:10:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1736255427; x=1736860227; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=9Fl/eQkZJH18zTL1orpXZ1EJV3FIZbVYbkE1L+IoBj4=; b=eyjrwPIdcjNd2s+GqArtbZS8Dck8NVVM+3nBYXPkTLgiVdKjBZejnCGsZrl4X0KwmN mnG0o3VX7e86dDwHFvGTI5f8DSfYHdEmyKVx+WJ8YqLnGwRbbgxrmuGIEv+iBRsgWc+C Xb4PW7Hn6yDtDYYz+Xmxg5ZZt7M9CjLbco6cn8uazvNl/wjPjuZHPx1jrXKoY9O/irXM uAQSMO9Ng6K3A7trTBO2ZP9QGumHBXvsjjNaeiRmoqhROtv2sKrNCi7UOvfN0VShgUq1 yME8Z2ZzHZmNYmQP69RkzP/q3C7wyVFfFIOS30OR9D2NiRhG08eivuOhx6WBgIgSh/kh 7yGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736255427; x=1736860227; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=9Fl/eQkZJH18zTL1orpXZ1EJV3FIZbVYbkE1L+IoBj4=; b=kMSLZC/TqfSkSKJxNb5dLZr2p0mb+iUCcoCpUD3OGXE9BSwuEdbMOGvk6XqZLbyG70 FHTS/EWn2R1nmZZD67aMYKwipcq/UFSBalFVTMFaywDZwo02fBCPyUfE7p9jk+VQez0d f0kdMBUpYx6gc20t9c9rmoC2wpPC5uyPBpOiW6acBkxrpUV0vmYQKRilgxjWcTxU4+Fh 3im6SLyuztCVEyp7Hg9ipk/gDN0osQYch+cPZ1a78K1p8+GkeIyRNWfTuUSjmWoV0cKA O9NR4zZEY4OcJrkdi1vCNjngID5RQQp/BIuhpjTxXNQQCJEL+bKlgPx7BHcF0bbW9ujX Aq1A== X-Forwarded-Encrypted: i=1; AJvYcCW39QTcLxMbeG/NX2o0b5UXb5mf8xQ+rhxrAdGU+8+VLHm/8Vxe+3ZC2tRdNVFjikZOE+ZruSU0hPahP3s=@vger.kernel.org X-Gm-Message-State: AOJu0YyMM+0XqFSzY7BJeTkmDlH2CFdgKi5b8cfFVF7Hslf4KtgoCOXT ngknsbBp4SBI9HlQv2i6B/ylG8wxi8pDmjgM/zLmXDB7ixZxQSAC5xnbLur8Usw= X-Gm-Gg: ASbGncsV15MFCEDeA9ka04DKc2h0j2pcGrLadi2fLnJCDG0aJbXCk6FOg1JkOFuUHDm TiEsj5tn/su2tMV0j45Gs02hYqDw4ZX6Sl0opWjaQMGL+eyVBaHCmemBqPKs2+wk4Gdj8XcSaxb FndCSpsVP+jQk+HiJtFvn8s2S5iqCwjcETF6CD2fW7WJGp8B+qxISIc7AlOPlUbuD+9m6L5eVkI VNwdYCvK1zllm8oQbVYrCb/GLVAYNjtdEM+Wcc1HH0IlSqbz3fobP6ODb9erDlk8Xd9SFI= X-Google-Smtp-Source: AGHT+IFfRKTmcWYhwuQK29x6GhgM+3KuBDEhfqEMYqrc2eSiz3KPEdyVrqLgqFdD9VKtsVU243o1zg== X-Received: by 2002:a05:6000:4022:b0:386:3213:5b78 with SMTP id ffacd0b85a97d-38a221e211dmr19758927f8f.3.1736255426632; Tue, 07 Jan 2025 05:10:26 -0800 (PST) Received: from krzk-bin.. ([178.197.223.165]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38a1c8332absm49772227f8f.38.2025.01.07.05.10.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jan 2025 05:10:26 -0800 (PST) From: Krzysztof Kozlowski To: Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Paul Walmsley , Samuel Holland , Geert Uytterhoeven , Magnus Damm , Laurent Pinchart , Chris Brandt , Yoshinori Sato , Palmer Dabbelt , Anup Patel , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-riscv@lists.infradead.org, linux-renesas-soc@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] dt-bindings: timer: Correct indentation and style in DTS example Date: Tue, 7 Jan 2025 14:10:22 +0100 Message-ID: <20250107131024.246561-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" DTS example in the bindings should be indented with 2- or 4-spaces and aligned with opening '- |', so correct any differences like 3-spaces or mixtures 2- and 4-spaces in one binding. No functional changes here, but saves some comments during reviews of new patches built on existing code. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Niklas S=C3=B6derlund --- .../bindings/timer/arm,twd-timer.yaml | 6 +-- .../bindings/timer/renesas,cmt.yaml | 44 +++++++++---------- .../bindings/timer/renesas,em-sti.yaml | 10 ++--- .../bindings/timer/renesas,mtu2.yaml | 14 +++--- .../bindings/timer/renesas,ostm.yaml | 10 ++--- .../bindings/timer/renesas,tmu.yaml | 22 +++++----- .../bindings/timer/renesas,tpu.yaml | 8 ++-- .../bindings/timer/sifive,clint.yaml | 2 +- 8 files changed, 58 insertions(+), 58 deletions(-) diff --git a/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml b/D= ocumentation/devicetree/bindings/timer/arm,twd-timer.yaml index 5684df6448ef..eb1127352c7b 100644 --- a/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml +++ b/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml @@ -50,7 +50,7 @@ examples: #include =20 timer@2c000600 { - compatible =3D "arm,arm11mp-twd-timer"; - reg =3D <0x2c000600 0x20>; - interrupts =3D ; + compatible =3D "arm,arm11mp-twd-timer"; + reg =3D <0x2c000600 0x20>; + interrupts =3D ; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml b/Doc= umentation/devicetree/bindings/timer/renesas,cmt.yaml index 5e09c04da30e..260b05f213e6 100644 --- a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml @@ -178,29 +178,29 @@ examples: #include #include cmt0: timer@ffca0000 { - compatible =3D "renesas,r8a7790-cmt0", "renesas,rcar-gen2-cmt0= "; - reg =3D <0xffca0000 0x1004>; - interrupts =3D , - ; - clocks =3D <&cpg CPG_MOD 124>; - clock-names =3D "fck"; - power-domains =3D <&sysc R8A7790_PD_ALWAYS_ON>; - resets =3D <&cpg 124>; + compatible =3D "renesas,r8a7790-cmt0", "renesas,rcar-gen2-cmt0"; + reg =3D <0xffca0000 0x1004>; + interrupts =3D , + ; + clocks =3D <&cpg CPG_MOD 124>; + clock-names =3D "fck"; + power-domains =3D <&sysc R8A7790_PD_ALWAYS_ON>; + resets =3D <&cpg 124>; }; =20 cmt1: timer@e6130000 { - compatible =3D "renesas,r8a7790-cmt1", "renesas,rcar-gen2-cmt1= "; - reg =3D <0xe6130000 0x1004>; - interrupts =3D , - , - , - , - , - , - , - ; - clocks =3D <&cpg CPG_MOD 329>; - clock-names =3D "fck"; - power-domains =3D <&sysc R8A7790_PD_ALWAYS_ON>; - resets =3D <&cpg 329>; + compatible =3D "renesas,r8a7790-cmt1", "renesas,rcar-gen2-cmt1"; + reg =3D <0xe6130000 0x1004>; + interrupts =3D , + , + , + , + , + , + , + ; + clocks =3D <&cpg CPG_MOD 329>; + clock-names =3D "fck"; + power-domains =3D <&sysc R8A7790_PD_ALWAYS_ON>; + resets =3D <&cpg 329>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml b/= Documentation/devicetree/bindings/timer/renesas,em-sti.yaml index 233d74d5402c..a7385d865bca 100644 --- a/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml @@ -38,9 +38,9 @@ examples: - | #include timer@e0180000 { - compatible =3D "renesas,em-sti"; - reg =3D <0xe0180000 0x54>; - interrupts =3D ; - clocks =3D <&sti_sclk>; - clock-names =3D "sclk"; + compatible =3D "renesas,em-sti"; + reg =3D <0xe0180000 0x54>; + interrupts =3D ; + clocks =3D <&sti_sclk>; + clock-names =3D "sclk"; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml b/Do= cumentation/devicetree/bindings/timer/renesas,mtu2.yaml index 15d8dddf4ae9..e56c12f03f72 100644 --- a/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml @@ -66,11 +66,11 @@ examples: #include #include mtu2: timer@fcff0000 { - compatible =3D "renesas,mtu2-r7s72100", "renesas,mtu2"; - reg =3D <0xfcff0000 0x400>; - interrupts =3D ; - interrupt-names =3D "tgi0a"; - clocks =3D <&mstp3_clks R7S72100_CLK_MTU2>; - clock-names =3D "fck"; - power-domains =3D <&cpg_clocks>; + compatible =3D "renesas,mtu2-r7s72100", "renesas,mtu2"; + reg =3D <0xfcff0000 0x400>; + interrupts =3D ; + interrupt-names =3D "tgi0a"; + clocks =3D <&mstp3_clks R7S72100_CLK_MTU2>; + clock-names =3D "fck"; + power-domains =3D <&cpg_clocks>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,ostm.yaml b/Do= cumentation/devicetree/bindings/timer/renesas,ostm.yaml index e8c642166462..9ba858f094ab 100644 --- a/Documentation/devicetree/bindings/timer/renesas,ostm.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,ostm.yaml @@ -71,9 +71,9 @@ examples: #include #include ostm0: timer@fcfec000 { - compatible =3D "renesas,r7s72100-ostm", "renesas,ostm"; - reg =3D <0xfcfec000 0x30>; - interrupts =3D ; - clocks =3D <&mstp5_clks R7S72100_CLK_OSTM0>; - power-domains =3D <&cpg_clocks>; + compatible =3D "renesas,r7s72100-ostm", "renesas,ostm"; + reg =3D <0xfcfec000 0x30>; + interrupts =3D ; + clocks =3D <&mstp5_clks R7S72100_CLK_OSTM0>; + power-domains =3D <&cpg_clocks>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml b/Doc= umentation/devicetree/bindings/timer/renesas,tmu.yaml index 75b0e7c70b62..b1229595acfb 100644 --- a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml @@ -122,15 +122,15 @@ examples: #include #include tmu0: timer@ffd80000 { - compatible =3D "renesas,tmu-r8a7779", "renesas,tmu"; - reg =3D <0xffd80000 0x30>; - interrupts =3D , - , - , - ; - interrupt-names =3D "tuni0", "tuni1", "tuni2", "ticpi2"; - clocks =3D <&mstp0_clks R8A7779_CLK_TMU0>; - clock-names =3D "fck"; - power-domains =3D <&sysc R8A7779_PD_ALWAYS_ON>; - #renesas,channels =3D <3>; + compatible =3D "renesas,tmu-r8a7779", "renesas,tmu"; + reg =3D <0xffd80000 0x30>; + interrupts =3D , + , + , + ; + interrupt-names =3D "tuni0", "tuni1", "tuni2", "ticpi2"; + clocks =3D <&mstp0_clks R8A7779_CLK_TMU0>; + clock-names =3D "fck"; + power-domains =3D <&sysc R8A7779_PD_ALWAYS_ON>; + #renesas,channels =3D <3>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,tpu.yaml b/Doc= umentation/devicetree/bindings/timer/renesas,tpu.yaml index 01554dff23d8..7a473b302775 100644 --- a/Documentation/devicetree/bindings/timer/renesas,tpu.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,tpu.yaml @@ -49,8 +49,8 @@ additionalProperties: false examples: - | tpu: tpu@ffffe0 { - compatible =3D "renesas,tpu"; - reg =3D <0xffffe0 16>, <0xfffff0 12>; - clocks =3D <&pclk>; - clock-names =3D "fck"; + compatible =3D "renesas,tpu"; + reg =3D <0xffffe0 16>, <0xfffff0 12>; + clocks =3D <&pclk>; + clock-names =3D "fck"; }; diff --git a/Documentation/devicetree/bindings/timer/sifive,clint.yaml b/Do= cumentation/devicetree/bindings/timer/sifive,clint.yaml index b42d43d2de48..d6a73be66765 100644 --- a/Documentation/devicetree/bindings/timer/sifive,clint.yaml +++ b/Documentation/devicetree/bindings/timer/sifive,clint.yaml @@ -76,6 +76,6 @@ examples: <&cpu2intc 3>, <&cpu2intc 7>, <&cpu3intc 3>, <&cpu3intc 7>, <&cpu4intc 3>, <&cpu4intc 7>; - reg =3D <0x2000000 0x10000>; + reg =3D <0x2000000 0x10000>; }; ... --=20 2.43.0