From nobody Mon Feb 9 17:30:50 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E1C71EF08D for ; Tue, 7 Jan 2025 12:58:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736254724; cv=none; b=fKnRSkcuAYxvl2ykviXfBiczrXNOvyR84N/33WSI1PP0ZslJV3nT37jNyfQtlt6yOGo+G5Dy0/SLEiKgT/ynvgWtHvFSk7qdSyiWU7JJ2azsD+w/qiZ8jgHT4K/5AJ7ASkz/AuzVlGBomsk9DDw3BTDxWDzqd9GZLqub+O2H280= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736254724; c=relaxed/simple; bh=hJD082z8/Sd5CbVzylRO5Ek62IexrkUJn9+8rMAFzW4=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=KAtBxdEz09N6wA7le6lvbhOXQ4mlMfVBXHa/l7JuYjw9cXdMaHqvHirWu/MQsJWjLWxl9WY2/9TrZiZYR3JB54OkLz4F/18qzOo0wZdb9Tt5n5lWv0RhGCY4EFBTfxyja0bH2JCFCySNntiqlml9rOB7qDackxGTV4PIroaaObo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=QKgE7ysV; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="QKgE7ysV" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-3862c78536bso784412f8f.2 for ; Tue, 07 Jan 2025 04:58:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1736254719; x=1736859519; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=G3SlO4HnSa1d2nIOviPDkVVh3M8sGqwGmKll7Eiqgd0=; b=QKgE7ysVb9SYAbh2BFEGEFdfJtTmMjK/lNdCWF/0wIVD2Y8xO8wri8mFsl8UCpBxum bN79Ge8qY5Jwghcwj/N7FbOtvyKAiaz63UDFG2IyxVb5suQAVYthWKDm/duOiRFzGmHD W3+LGQYQfDKgmXFdY5il039qsqvLltDAhihwVwkcRqwBU1ZQy7Y/U1P0vCZSQDNEgJ6e qI65fq5VaE6IbMaHOSTPBMwIcm8LDIScOzbl4/NM+GZoxZ89P6i7s+OEOj/nKc/tnWtD xw+TbRfjQP2sqRzsVNI4wXT185CxAeIa4sgte4lcH07bwZraPpiWbLSKPoERfTxisx7r hHwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736254719; x=1736859519; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=G3SlO4HnSa1d2nIOviPDkVVh3M8sGqwGmKll7Eiqgd0=; b=r15Gy60wzX9qTtr7G+1D3HITnze29tonzBkbfT+WCcgGtVxkYczDxsjcq/9RO52UpD hwrvCLTRhHqBgB0a+0soJZAqbBZVnwhwvOn43NWoJahqZdwykRO7g0T8+ACMS3ha/Gk9 +XHnu0Kd5m17xbr9pe/1YkbQlXcowwPWC72EFe5SSIqBasN4CXLRYLOGrCgVGVki4dZE fvrg3LHt2cssjqcac4a40p4t13xnJEVymVUMXyzAgGp7H83st1U4v920u2SdkNnbfOIL /nsb7VUDwMhg23xOSt8OXu6c2sp0mbpA3kQdK1ZdSrMyWuUI/Z5w1m+hox2rCLJKuU5S JWdQ== X-Forwarded-Encrypted: i=1; AJvYcCVJu5y7q3TrMpm0bIxxub1euXvrfGqaonVMK0eeHY7tQFUAyAqhAqbCW75/MSrv8HczpuiiIWpidONypzg=@vger.kernel.org X-Gm-Message-State: AOJu0YxLsDFOOD8mZYJXYflNhHdSV+0zVbKI4sWcVA1DScrQduw1WCnC gF2TSZBLXd8YOXbHiyPwURNUyOs/eN/V6O2mZlKQTgnVY6B/enYE6L1FJEu0VGk= X-Gm-Gg: ASbGncshL5MZ+KsR3PJRUvXDBh9xtXXRBcXYwQ6y9WcSHoNIWnkh1k8IH0CEQj/qTit w+jwSolHG1jbKlZ7HcL5kJe/0mH1mJ5TzA+SpKuDvBt+zq4xhlvUVFK8toXXfWfbi83gLdV29cB irKVdFixIxd9T0V9Q9wEuDDxqAqXEJKToySadRRFFQQVfc/kIvNh1ZKaLxNiY8TPtcQkPYKZCjQ Rls89SQ7aITPixGBkoeMpQZyHVL4h1YclgzSZlPDqh1ySQ8EljZhMvhArbTneBS/7SkHjc= X-Google-Smtp-Source: AGHT+IFBgFMLu8HlVu9HOURYvLjoD0imDZ6+YJAzt2WRpsX31FXXQcdZsYTJ8VsoNLNcJAAIeJY15g== X-Received: by 2002:a5d:588a:0:b0:385:f79d:21a2 with SMTP id ffacd0b85a97d-38a222070a3mr17537706f8f.11.1736254718636; Tue, 07 Jan 2025 04:58:38 -0800 (PST) Received: from krzk-bin.. ([178.197.223.165]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38a1c89e2f9sm51598511f8f.81.2025.01.07.04.58.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jan 2025 04:58:38 -0800 (PST) From: Krzysztof Kozlowski To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Alexandre Belloni , Claudiu Beznea , Michal Simek , Manikandan Muralidharan , TY Chang , Krishna Potthuri , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] dt-bindings: pinctrl: Correct indentation and style in DTS example Date: Tue, 7 Jan 2025 13:58:34 +0100 Message-ID: <20250107125836.225447-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" DTS example in the bindings should be indented with 2- or 4-spaces and aligned with opening '- |', so correct any differences like 3-spaces or mixtures 2- and 4-spaces in one binding. No functional changes here, but saves some comments during reviews of new patches built on existing code. Signed-off-by: Krzysztof Kozlowski Acked-by: Rob Herring (Arm) Reviewed-by: Manikandan Muralidharan --- .../pinctrl/atmel,at91rm9200-pinctrl.yaml | 64 +++++++++---------- .../pinctrl/realtek,rtd1315e-pinctrl.yaml | 50 +++++++-------- .../pinctrl/realtek,rtd1319d-pinctrl.yaml | 50 +++++++-------- .../pinctrl/realtek,rtd1619b-pinctrl.yaml | 50 +++++++-------- .../bindings/pinctrl/xlnx,pinctrl-zynq.yaml | 53 +++++++-------- 5 files changed, 130 insertions(+), 137 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pin= ctrl.yaml b/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pinc= trl.yaml index 1bb386b42039..a7ede29c1444 100644 --- a/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pinctrl.ya= ml +++ b/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pinctrl.ya= ml @@ -145,40 +145,40 @@ additionalProperties: =20 examples: - | - #include - #include - #include + #include + #include + #include =20 - pinctrl@fffff400 { - #address-cells =3D <1>; - #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; - ranges =3D <0xfffff400 0xfffff400 0x600>; + pinctrl@fffff400 { + #address-cells =3D <1>; + #size-cells =3D <1>; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; + ranges =3D <0xfffff400 0xfffff400 0x600>; =20 - atmel,mux-mask =3D < - /* A B */ - 0xffffffff 0xffc00c3b /* pioA */ - 0xffffffff 0x7fff3ccf /* pioB */ - 0xffffffff 0x007fffff /* pioC */ - >; + atmel,mux-mask =3D < + /* A B */ + 0xffffffff 0xffc00c3b /* pioA */ + 0xffffffff 0x7fff3ccf /* pioB */ + 0xffffffff 0x007fffff /* pioC */ + >; =20 - dbgu { - pinctrl_dbgu: dbgu-0 { - atmel,pins =3D - ; - }; - }; + dbgu { + dbgu-0 { + atmel,pins =3D + ; + }; + }; =20 - pioA: gpio@fffff400 { - compatible =3D "atmel,at91rm9200-gpio"; - reg =3D <0xfffff400 0x200>; - interrupts =3D <2 IRQ_TYPE_LEVEL_HIGH 1>; - #gpio-cells =3D <2>; - gpio-controller; - interrupt-controller; - #interrupt-cells =3D <2>; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 2>; - }; - }; + gpio@fffff400 { + compatible =3D "atmel,at91rm9200-gpio"; + reg =3D <0xfffff400 0x200>; + interrupts =3D <2 IRQ_TYPE_LEVEL_HIGH 1>; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 2>; + }; + }; ... diff --git a/Documentation/devicetree/bindings/pinctrl/realtek,rtd1315e-pin= ctrl.yaml b/Documentation/devicetree/bindings/pinctrl/realtek,rtd1315e-pinc= trl.yaml index fc6c65fea73b..90bd49d87d2e 100644 --- a/Documentation/devicetree/bindings/pinctrl/realtek,rtd1315e-pinctrl.ya= ml +++ b/Documentation/devicetree/bindings/pinctrl/realtek,rtd1315e-pinctrl.ya= ml @@ -159,30 +159,30 @@ additionalProperties: false =20 examples: - | - pinctrl@4e000 { - compatible =3D "realtek,rtd1315e-pinctrl"; - reg =3D <0x4e000 0x130>; + pinctrl@4e000 { + compatible =3D "realtek,rtd1315e-pinctrl"; + reg =3D <0x4e000 0x130>; =20 - emmc-hs200-pins { - pins =3D "emmc_clk", - "emmc_cmd", - "emmc_data_0", - "emmc_data_1", - "emmc_data_2", - "emmc_data_3", - "emmc_data_4", - "emmc_data_5", - "emmc_data_6", - "emmc_data_7"; - function =3D "emmc"; - realtek,drive-strength-p =3D <0x2>; - realtek,drive-strength-n =3D <0x2>; - }; + emmc-hs200-pins { + pins =3D "emmc_clk", + "emmc_cmd", + "emmc_data_0", + "emmc_data_1", + "emmc_data_2", + "emmc_data_3", + "emmc_data_4", + "emmc_data_5", + "emmc_data_6", + "emmc_data_7"; + function =3D "emmc"; + realtek,drive-strength-p =3D <0x2>; + realtek,drive-strength-n =3D <0x2>; + }; =20 - i2c-0-pins { - pins =3D "gpio_12", - "gpio_13"; - function =3D "i2c0"; - drive-strength =3D <4>; - }; - }; + i2c-0-pins { + pins =3D "gpio_12", + "gpio_13"; + function =3D "i2c0"; + drive-strength =3D <4>; + }; + }; diff --git a/Documentation/devicetree/bindings/pinctrl/realtek,rtd1319d-pin= ctrl.yaml b/Documentation/devicetree/bindings/pinctrl/realtek,rtd1319d-pinc= trl.yaml index f07361d60acd..b6211c8544ca 100644 --- a/Documentation/devicetree/bindings/pinctrl/realtek,rtd1319d-pinctrl.ya= ml +++ b/Documentation/devicetree/bindings/pinctrl/realtek,rtd1319d-pinctrl.ya= ml @@ -158,30 +158,30 @@ additionalProperties: false =20 examples: - | - pinctrl@4e000 { - compatible =3D "realtek,rtd1319d-pinctrl"; - reg =3D <0x4e000 0x130>; + pinctrl@4e000 { + compatible =3D "realtek,rtd1319d-pinctrl"; + reg =3D <0x4e000 0x130>; =20 - emmc-hs200-pins { - pins =3D "emmc_clk", - "emmc_cmd", - "emmc_data_0", - "emmc_data_1", - "emmc_data_2", - "emmc_data_3", - "emmc_data_4", - "emmc_data_5", - "emmc_data_6", - "emmc_data_7"; - function =3D "emmc"; - realtek,drive-strength-p =3D <0x2>; - realtek,drive-strength-n =3D <0x2>; - }; + emmc-hs200-pins { + pins =3D "emmc_clk", + "emmc_cmd", + "emmc_data_0", + "emmc_data_1", + "emmc_data_2", + "emmc_data_3", + "emmc_data_4", + "emmc_data_5", + "emmc_data_6", + "emmc_data_7"; + function =3D "emmc"; + realtek,drive-strength-p =3D <0x2>; + realtek,drive-strength-n =3D <0x2>; + }; =20 - i2c-0-pins { - pins =3D "gpio_12", - "gpio_13"; - function =3D "i2c0"; - drive-strength =3D <4>; - }; - }; + i2c-0-pins { + pins =3D "gpio_12", + "gpio_13"; + function =3D "i2c0"; + drive-strength =3D <4>; + }; + }; diff --git a/Documentation/devicetree/bindings/pinctrl/realtek,rtd1619b-pin= ctrl.yaml b/Documentation/devicetree/bindings/pinctrl/realtek,rtd1619b-pinc= trl.yaml index 671e4ec84624..e88bc649cc73 100644 --- a/Documentation/devicetree/bindings/pinctrl/realtek,rtd1619b-pinctrl.ya= ml +++ b/Documentation/devicetree/bindings/pinctrl/realtek,rtd1619b-pinctrl.ya= ml @@ -157,30 +157,30 @@ additionalProperties: false =20 examples: - | - pinctrl@4e000 { - compatible =3D "realtek,rtd1619b-pinctrl"; - reg =3D <0x4e000 0x130>; + pinctrl@4e000 { + compatible =3D "realtek,rtd1619b-pinctrl"; + reg =3D <0x4e000 0x130>; =20 - emmc-hs200-pins { - pins =3D "emmc_clk", - "emmc_cmd", - "emmc_data_0", - "emmc_data_1", - "emmc_data_2", - "emmc_data_3", - "emmc_data_4", - "emmc_data_5", - "emmc_data_6", - "emmc_data_7"; - function =3D "emmc"; - realtek,drive-strength-p =3D <0x2>; - realtek,drive-strength-n =3D <0x2>; - }; + emmc-hs200-pins { + pins =3D "emmc_clk", + "emmc_cmd", + "emmc_data_0", + "emmc_data_1", + "emmc_data_2", + "emmc_data_3", + "emmc_data_4", + "emmc_data_5", + "emmc_data_6", + "emmc_data_7"; + function =3D "emmc"; + realtek,drive-strength-p =3D <0x2>; + realtek,drive-strength-n =3D <0x2>; + }; =20 - i2c-0-pins { - pins =3D "gpio_12", - "gpio_13"; - function =3D "i2c0"; - drive-strength =3D <4>; - }; - }; + i2c-0-pins { + pins =3D "gpio_12", + "gpio_13"; + function =3D "i2c0"; + drive-strength =3D <4>; + }; + }; diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,pinctrl-zynq.ya= ml b/Documentation/devicetree/bindings/pinctrl/xlnx,pinctrl-zynq.yaml index de6c10ba36c4..70548cb37ada 100644 --- a/Documentation/devicetree/bindings/pinctrl/xlnx,pinctrl-zynq.yaml +++ b/Documentation/devicetree/bindings/pinctrl/xlnx,pinctrl-zynq.yaml @@ -180,38 +180,31 @@ additionalProperties: false examples: - | #include - pinctrl0: pinctrl@700 { - compatible =3D "xlnx,pinctrl-zynq"; - reg =3D <0x700 0x200>; - syscon =3D <&slcr>; + pinctrl@700 { + compatible =3D "xlnx,pinctrl-zynq"; + reg =3D <0x700 0x200>; + syscon =3D <&slcr>; =20 - pinctrl_uart1_default: uart1-default { - mux { - groups =3D "uart1_10_grp"; - function =3D "uart1"; - }; + uart1-default { + mux { + groups =3D "uart1_10_grp"; + function =3D "uart1"; + }; =20 - conf { - groups =3D "uart1_10_grp"; - slew-rate =3D <0>; - power-source =3D ; - }; + conf { + groups =3D "uart1_10_grp"; + slew-rate =3D <0>; + power-source =3D ; + }; =20 - conf-rx { - pins =3D "MIO49"; - bias-high-impedance; - }; + conf-rx { + pins =3D "MIO49"; + bias-high-impedance; + }; =20 - conf-tx { - pins =3D "MIO48"; - bias-disable; - }; - }; + conf-tx { + pins =3D "MIO48"; + bias-disable; + }; + }; }; - - uart1 { - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_uart1_default>; - }; - -... --=20 2.43.0