From nobody Thu Dec 18 09:49:04 2025 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2B5419CC05 for ; Sun, 29 Dec 2024 14:50:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735483851; cv=none; b=qeYoV6OcPlMh85zGlbTLHgK06Rpz4gGvg7TQARieP/Su+ZDobiDlFn/T2kyBUpw+plt7mKavFS16c895e3lBWogf+hs4taARNmTVTaajXEgqgRn1X0HQ5Q7uyS5V6V7CApaBjfMlBJ5MoZXwkJb9emMNixzIXziXzs1PpXEG5vo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735483851; c=relaxed/simple; bh=Se6p22DjeNW4mXfQtWBQzbMObZJXYELZ77nkap0xwso=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZLdVOtlRgvmhark7HN+c7ebSS5bl3xeQW0ql850HtMBYpI2wqASu0A4qJb1zFjZaDtoDY7alqbs1AqNuWqTCEoCDJgqFLOPiFBVXkOvdkIj/oEUKsMOTw6Xwk5qmJfHi1xeEkl7QvfZf8exKC9t5dQ58x1j42XYuO9XydJ3blT8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=bjOlw0sa; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="bjOlw0sa" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-aaec61d0f65so1221577666b.1 for ; Sun, 29 Dec 2024 06:50:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483848; x=1736088648; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CHfQ/VeJmhz8wn8A9KlfaIopMLyJVISWJA2tyBqE4w0=; b=bjOlw0sahd3D0HVFASmErNOlLL3JTdTFsdMpLbNP6cBXVOI6GNGRwID9w7xMMGh1Ge W/j9gWaLB4mQs7FsPYAaROpjPaCP+u2Yk108VZNgQCm5hG3KcVGMQICLNNTtSPe0p/Ib hvDgOe3T6zWwQTKaYMxfYC7B22RBEe9IZtTj4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483848; x=1736088648; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CHfQ/VeJmhz8wn8A9KlfaIopMLyJVISWJA2tyBqE4w0=; b=TBGnDOH4T+RNU/81J68OatYObWqfbNsQqpguW3vYOrWp6X/D4YpAq1NMAGTNmvGGuh Np+3uX39IEH67iJ52id8NZewAG8E/QASP9hdO1QG7Q2TuRI293vIXNXqPaJ5bj3JOYWr O4p+ZDx5CyChNCVI3FNDe3Zpl5d38HkMD5ofj6nwqXq8ThTdkuA6wsw/vAAM6+SJTsfa Xq0hLCFBYOvNeEtIjtAx2ZlHC8WvyV/4SfNpMJlzj2/q3yRkeUKtB3THinaB034NazsI pwJS4T0BYmmblFOmNm8y5VPmsyLw/0K4D8os5Ah82CQA4TTMuJ4dtlfJLlr1JuPz1wn+ 1gtQ== X-Gm-Message-State: AOJu0Yw7B8Hye2ilt9rj7+AMISqYee81R77OicmOyGz/vb5DKVLyoyH/ VKpgUV3RQ46vzSBVORn6fBkcBQIYN1s2oXRskbXsyzFg/WOg5xPMuTaDb1jPZFyQQrj+rw5C4ue X X-Gm-Gg: ASbGncva1t6Si3tGz2zNkkwiqPybwdC7qi6W2bMSLPQ48AcWtGDt44SG96ZWwb9lvph Mc5YH90erUMjrK8iDER9x4dOFZkHL2JiobOCCGrLE0NSN4qFtEX1GWdvsXoo338+e389u6GTwof yacpBy9r5V12x9cdwe4jbqUSkJdDSKfXjP7PWzeMi4C49Gq3QED5rNyO38CBU5N+QxF7vpvBoOz i4Y+bmX5GClnaOq6ciZ40Yz8sTd2t1xObIDdqb1LZ/uuF6euNAjeCYPJf1fr4um9p4tvZ3d8jdf gDZDP68db37LF1vOtnbEtQ== X-Google-Smtp-Source: AGHT+IGnU9rddkEjFb71xBUpHoE7jAWdM0Mj4zsaR45d/rt3vvu1CgxNBArT5n379CI0wDcjZNjmxg== X-Received: by 2002:a17:907:96a0:b0:aa6:7feb:193f with SMTP id a640c23a62f3a-aac2ad81a25mr3181092166b.20.1735483848082; Sun, 29 Dec 2024 06:50:48 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:47 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 10/18] clk: imx: add hw API imx_anatop_get_clk_hw Date: Sun, 29 Dec 2024 15:49:34 +0100 Message-ID: <20241229145027.3984542-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- (no changes since v7) Changes in v7: - Add device_node type parameter to imx8m_anatop_get_clk_hw() - Rename imx8m_anatop_get_clk_hw() to imx_anatop_get_clk_hw() - Drop the gaurding macros so the code can be used also by i.MX9 Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 15 +++++++++++++++ drivers/clk/imx/clk.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..a906d3cd960b 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,21 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_no= de *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); =20 +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id) +{ + struct of_phandle_args args; + struct clk_hw *hw; + + args.np =3D np; + args.args_count =3D 1; + args.args[0] =3D id; + + hw =3D __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx_anatop_get_clk_hw); + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..50e407cf48d9 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,6 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const = char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); =20 +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); + #endif --=20 2.43.0