From nobody Sun Feb 8 22:48:59 2026 Received: from mail-lj1-f179.google.com (mail-lj1-f179.google.com [209.85.208.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5038B3595F; Fri, 27 Dec 2024 03:10:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735269033; cv=none; b=cp8ANZmfJnm/i7Q/feaLbwUiR4ATJu4IfpXu5vDw0C8+fL6cAt6wQF9XKpLzjlylaNUM417Fj01oNH4zMgXETGnrjVu8UiHHOby9RVjsIc3YvkBAwp8d7bk42g8xwR22lxJQeGExgkuJ0laOEmCeMmXJt8cEnTMqq04gg606KTk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735269033; c=relaxed/simple; bh=eZY7s59zRGufOHwhRf2+rkN8ue/jAjm+rs+cgeE8RzU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZmYjGNdQPtNzTwBO71K/6Z1amPz1KIDpDLzEZv3Rqs8zcr1+Ql41oPZqQxphrJTzB/PtvkwWsfMlhP3d6tMUc0Dtc4bfbGhTAw/DCTUBK8Yp5VZrTUVW5mtphv4iCQDC/N0eUOJ+sDGnYKK96oXRyixTQILH69QQjAtMa1SqgNY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ggl1Et6x; arc=none smtp.client-ip=209.85.208.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ggl1Et6x" Received: by mail-lj1-f179.google.com with SMTP id 38308e7fff4ca-3047818ac17so46542861fa.3; Thu, 26 Dec 2024 19:10:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1735269028; x=1735873828; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8sbDFkDnkCYP25YhC98DgH+FS2tPhMY3Ac2FnjguokY=; b=Ggl1Et6xKXGrfsUIUr1xqs5f0juSEDKXFhlH9li9Zf8iREJ9dkHYjUOjGFvogfNkOh 8mZCdGsJj72RDggBl19dlaDoHj9gSfOPgMCbGmuG4JcilUrecIins6HO3thOBC6r6Jrx G3jWLSxU716TZZh2gxG7+Y3ABvCLkFUQDEa1hLRekVruDB8bu19ynppBr8uXYI6axoz3 qvIGDf9byHZOM9fSOp9iRznr+pI6eX87jbidQDSsLxn2q9ZH2b3hBrJpHcaNvEQYmZlp eItn15Jw0kLLQuCmBSPL1nc9SiK71ApsE/t/NYT7FstRj0f9T+p+5RQ2pRHqnlml8aXO rc2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735269028; x=1735873828; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8sbDFkDnkCYP25YhC98DgH+FS2tPhMY3Ac2FnjguokY=; b=pS3RtGX4uyTP2dQRTBc2nSANTkfns29YeT6kHiKZ4IE+qt0nJRcLNKCEzL3Ts+WdiW ChIe7/oLFLaBBX1pN3C8AsOXFJdHS8Z59mz44Gpsc+iA0vzCOWrGSA2I7XLCO8nRlcmb /6nbBnQ3Ow8ZksKdm5nfQ0hudGxgBIAkQpnoHM0XLNe75v1xX1QsLh11jYTrKVj+Fee+ jgcj1o8V4fIL5DUpiXoejqC3QgzqTvRprI/rbToockA4q6aMQG43N6x5fAELbQgySuAG TQTBm+r/C54ViwlxBM30THn/plVDuWUlEm7eH+B+Ib8HqsbTjBI3LvxrHhZZ9EI0V0IW GG/Q== X-Forwarded-Encrypted: i=1; AJvYcCXPbY7gJa2G+AoYDr50esMkgCfld53h6Vdo7g6DTJUAOT5975fYbOlvZ1PCd0PJS4QPMYbr/QppOSfdLCk=@vger.kernel.org X-Gm-Message-State: AOJu0YzgqoCV/fqe6rEqphe5/4xBLQtrV51akSPxgwtyyPdKV6RXHdjE tAxiq/oCof3rMph5g+Ong73EO73JrbMa2IAXJ2Sd9KBJuV8BzCE= X-Gm-Gg: ASbGncuYLfQ7n4Yk9gN1S11cv2+ZQYwXbgC42uxPSLv+1KJ68PgXfZ8HDsm1MP84BFb 6iq+sUGS1FZ2NqZPMFeSTVSWMXn2DYqy+rG47L6tMQAs+2ZJtF09KbK9j9oWT9+iIyiFPNZQgTM zOqDHD76aqioR06+Ks2c++QMaR5lpcqyTMoG2zTIqncLHTNy3vMWcAXrNlwp7KnAdfE68HUyH3f G3DL4GiNufVg1IgsOZ+jJ88LTmqMYgJJ0KF66xUAnb8uILxwfS7KZzP9f8= X-Google-Smtp-Source: AGHT+IFp0hUwzEvdI84M3ZlU+5PcWHgcj+st1Q6smg0tEtOHtQwhGA4VOM1BqLtbhs5hk/4Z/PHMkg== X-Received: by 2002:a2e:a991:0:b0:300:25f6:9b3d with SMTP id 38308e7fff4ca-30468542ddamr74919191fa.10.1735269028169; Thu, 26 Dec 2024 19:10:28 -0800 (PST) Received: from JetTurbine.homenetwork ([2a0e:e6c0:20d3:2100::1d]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-3045ad6cccasm24326141fa.1.2024.12.26.19.10.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Dec 2024 19:10:27 -0800 (PST) From: Ivan Sergeev Date: Fri, 27 Dec 2024 06:10:13 +0300 Subject: [PATCH v3 1/2] dt-bindings: arm: rockchip: Add BigTreeTech CB2 and Pi2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241227-bigtreetech-cb2-v3-1-91c556adcffe@gmail.com> References: <20241227-bigtreetech-cb2-v3-0-91c556adcffe@gmail.com> In-Reply-To: <20241227-bigtreetech-cb2-v3-0-91c556adcffe@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Ivan Sergeev X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1110; i=ivan8215145640@gmail.com; h=from:subject:message-id; bh=eZY7s59zRGufOHwhRf2+rkN8ue/jAjm+rs+cgeE8RzU=; b=owEBbQKS/ZANAwAIAbzfXRlQM5b9AcsmYgBnbhqivExZ+Jq3gxJLjvHIzzDBbxC+394uKwHnA fX9ZknH0MiJAjMEAAEIAB0WIQROCZtApKFz1fvvsOS8310ZUDOW/QUCZ24aogAKCRC8310ZUDOW /R3VD/0b1VV/C/tIp+9Owh3X32blcfa82aA/HpBd6PaUn6guINA6wHhSOIRN9BJDnyX8Q9jdp50 9lG4urt0xEcko6phFDyWt391G2L+6YXz42rjI5zO9RLsGORO1az6iPYZ2ET8z2vfDiUO1PFGbUi GdMrK3h32vCirOUWOIa+eNG+z9PyHd/k5nY3JUrfnCGqILGhKCgT9bL00/eBR9VYQgTBJEzQRZj Ng+zWt9US8nZpbpc2DsTX5XYJJtqV0C5HR7nCLn34YOI6WVeHghUaR4Ml9lxbQ6+UyP5+tnk5IL 96rEKdLeXNqt4BNZD7y1E4BkMfA5y3C2+cD+H/gu1DjzprAt/PE5YqDmFUegXYGTI35EIdoPs89 AXxyGjhU2btLvyNyEfWH7RRGQ/PDghKMheXJBYrwFOD82xj9rnEbB2GSYkirxM6Nvk1WmDYxCdq j0gJHibBVMKrXCrkR/+zbvsgfNoAu4k9M/WzrJV8nYGcdwGaAOtSkc3G7hctC8e9uRg6QUuEuc2 Di3/M5f6hQLXt7BMGTh4vjs4L8vH8KwW6zFyT60f8BwtP1ysXRyIaj4U9snqPqQekS2/nrvv83T XQOVkhd2yHaOI/GFTa7QGdQgiNvV1GXp7/vD7Q8vb7OldIC2zR73OtbdAvvp0d8nesnSMaFCAef JW0+5oSLhpeNirQ== X-Developer-Key: i=ivan8215145640@gmail.com; a=openpgp; fpr=4E099B40A4A173D5FBEFB0E4BCDF5D19503396FD BigTreeTech CB2 and Pi2 are Rockchip RK3566 based boards Signed-off-by: Ivan Sergeev Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/rockchip.yaml | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 753199a12923fadaa48c407a8e55e7854db7203e..349453b1676bfac45abf5cd49d6= bd9f847281213 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -81,6 +81,17 @@ properties: - const: azw,beelink-a1 - const: rockchip,rk3328 =20 + - description: BigTreeTech CB2 Manta M4/8P + items: + - const: bigtreetech,cb2-manta + - const: bigtreetech,cb2 + - const: rockchip,rk3566 + + - description: BigTreeTech Pi 2 + items: + - const: bigtreetech,pi2 + - const: rockchip,rk3566 + - description: bq Curie 2 tablet items: - const: mundoreader,bq-curie2 --=20 2.45.2 From nobody Sun Feb 8 22:48:59 2026 Received: from mail-lj1-f175.google.com (mail-lj1-f175.google.com [209.85.208.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 35F7435974; Fri, 27 Dec 2024 03:10:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735269034; cv=none; b=MmN95qXkvMLX92MsMFfPAhYoh+GNfEhTundniN6DaN7zvodRhqfx2dPJpzuw2wVqVL4/651ndSok1PEz+ugUlS1jAOTA0/kqTn3aZwwAu3sbjFVyAk7nXzccKEAL2jA1cRSBNX+Mna/h8UgyYbL0yOMGC0YxwkxEqHXGiAz0UAw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735269034; c=relaxed/simple; bh=PSyfRiVAE3Dgwf8JYIXjt9FFfs91bYDPbne0de2gBqk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YDHMrdPJToC/gl7g90AnJXRcmmmLShQgKRJbqFfpK53EJFkuPHSoTcUwAHy1MDV5UqOjWHhb1O/vQJizMAUnlS59vRmDlgn0QCPripZqgu4QneLLzTg5yNJdcg+ooSbVI+WwS0jGYkWuc/tEvSavPSNiRg6nwPhFT6C0KnwRte8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Imgq8U80; arc=none smtp.client-ip=209.85.208.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Imgq8U80" Received: by mail-lj1-f175.google.com with SMTP id 38308e7fff4ca-30037784fceso73672861fa.2; Thu, 26 Dec 2024 19:10:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1735269030; x=1735873830; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=M0xZ2InpMbu3cmKcd6VAlAxnb2CXJt6wr5Z+V4Cjxhc=; b=Imgq8U80a1nw14x6g/bFCVu1EhseFss9Am7wUiCG7sq0wHlL/yUKB/LjtvqggNN9DC sLHmlQEwGKkHGtpCh8/pr0b3bs8eLUvSoilbjD3higiDJD+pTMnl+EW3WmTK4dUK/bQF xpvRgAcVRAWFXw0RdQqkkNcMEZ5x/Yj98WGLfrSAekvt4GrGdsQ78vu962ytBrK16aud oKudEAZ0n29bV1etcyMlQYjf34JXFFXjLgMsJLE/eB8Uby/b2utLV5yErRj77oonuG0A xaRqk5BLa8wXKaeeJD6RDEMxlM8hUg+3qNHASVouA5sCq+LDYh8I2NVtvrOYuJcHXRC5 Dt8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735269030; x=1735873830; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=M0xZ2InpMbu3cmKcd6VAlAxnb2CXJt6wr5Z+V4Cjxhc=; b=Gce26hiFR1QEHFwmTh8/plmEAebB7siHwjPX7J/drGBvYZ9PYMoaHH6Q0mxqiBRlXt 4q1o4Syp3TAm1+0V8L6TiTduJaKihspy5zSLOoziK6SinlAnozCOQtHS2UuPmtUKnFMo O8knYp5gBRBDx7/hyzavV1aMVL1tPkXbgOH9rVUDsNAH9mXwC3J7+x/kOIeLPOlUdFr0 eCnDuIO8uW9Ijl2WMCzu2XpNB+I7FsVmTbPKdRO9qlcaggOtMwn9n+vm4HCVelxVM/JV IJIz7V6HCjrJieKaNVWxzGhWRmxijWsLMQQtiuqjZ83LuXZkwmgBCCbNmMcKXicvQa75 GYig== X-Forwarded-Encrypted: i=1; AJvYcCWsib9DPQJSZbw+C7BLLBNkfu+87gnlDF7XVi6uIXGENJV0h2ezjV48C2PAV/2DCPSlDd2RVno2iCAn3o0=@vger.kernel.org X-Gm-Message-State: AOJu0Yzeqv7TeSHFKQfH4RmwE0xmYBWgNfynxB0vmXpv04jyKseD7N4i sb9y5nA0Vs7S4beYyrVnjgjJF7J5dOXOYSI1qqCewFXEyIQAg+I= X-Gm-Gg: ASbGncvIzVX+blONsGZWSmhCcfU3fnMfAMsb/Uty3qstI16ULO7ItxAwnwXYI8C9zsc rbBiAvVG2IfBJddAmy7Tcth5wcjphX2zij2H7y4uF+3lOgXsooVjoi7kk3PDQRCaJG+4Ynqd+xf g5EYjGuS9iqazo0Hp1pZ9V6SyHQmImdXCKH5+9zIJcNbbS22XgjaiCaevIml730ZgAid5LDGqDD gbyAbVf3Bfm6/zqc2tddSwtpMPl8tk8JYxi9B8nGzzUoXElC5dgpkX6pZ8= X-Google-Smtp-Source: AGHT+IFzMXdEkcvXIuiLJmCBq9ly+Z9UhsOT8YbquDjmbYeCnBJYPHNbX8948Ig7AtloMeK8B0rPwg== X-Received: by 2002:a05:651c:1402:b0:302:3d74:a1af with SMTP id 38308e7fff4ca-30468594006mr67728101fa.20.1735269030194; Thu, 26 Dec 2024 19:10:30 -0800 (PST) Received: from JetTurbine.homenetwork ([2a0e:e6c0:20d3:2100::1d]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-3045ad6cccasm24326141fa.1.2024.12.26.19.10.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Dec 2024 19:10:28 -0800 (PST) From: Ivan Sergeev Date: Fri, 27 Dec 2024 06:10:14 +0300 Subject: [PATCH v3 2/2] arm64: dts: rockchip: Add BigTreeTech CB2 and Pi2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241227-bigtreetech-cb2-v3-2-91c556adcffe@gmail.com> References: <20241227-bigtreetech-cb2-v3-0-91c556adcffe@gmail.com> In-Reply-To: <20241227-bigtreetech-cb2-v3-0-91c556adcffe@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Ivan Sergeev X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=24231; i=ivan8215145640@gmail.com; h=from:subject:message-id; bh=PSyfRiVAE3Dgwf8JYIXjt9FFfs91bYDPbne0de2gBqk=; b=owEBbQKS/ZANAwAIAbzfXRlQM5b9AcsmYgBnbhqistWRajiMpsoJG9FfOuhRZ7niXLCANya/u lItfK6fmPWJAjMEAAEIAB0WIQROCZtApKFz1fvvsOS8310ZUDOW/QUCZ24aogAKCRC8310ZUDOW /R89D/kBZXu81iYGvsrYmHs+XATR8O9rBpBwoeFcobFGk3z5iQPZxtojPTE0v0RvBUPqxcxnEF6 WlwNU34SPP7+9wXYpWwiE84F7v1QM7gwvW7sj4wC+DOrxdSspRr3INLLAJuzL8JYz/HDlVMIEvh MHnd7UpUJpfQdZuwM7BQj5XZ7Sc0h9LHjRtcV+Aie8VQd6EeTU3r9i4yqTDE4lpNlI0C6dNU8cd 4RRC7mr39Shx1pmUBy4TNnn8GK7toxF2Mz+yJwa0IENfp6sXGVuST67T8beh0Obn0iSOdbd2E70 g4EXUTE9oCtOzTMPmfnTToLfAfnbZaLDWOzrBs7mraC9heSPKJBUQ4KPd5tcx53SCDro1SQh70f IMqy+Z6L6LR0EdMhbhtfmlWAkjrWBsC1hkT32RRqJ+EHzY4GZ11SZRuqLaOslGuhwUWkkz/m7Bu 4K7n6bDG4N6mI6Y6Xbx20+1Mqw/bg7ix6WsL5rwm/fRGuAjXuRJO5VNxzJ2k4vS1Pj/Qlz0qt2D btu5bwKxZRZrK9D1TkuJbrgmNAf/GaDGyS+YWumj3KfxLd8CmFlRGiAhQsJ9z6xs0mvhPr6RpIY fNUrBRxl6Q1+ZiO0y38qfxucHq08UzYOL5vV+l2BV+I4cPiVmVh+Lqi62j4qtUTnrLI6I2oKujE U2hndGe1MyHPkpg== X-Developer-Key: i=ivan8215145640@gmail.com; a=openpgp; fpr=4E099B40A4A173D5FBEFB0E4BCDF5D19503396FD BigTreeTech CB2 and Pi2 share a lot of hardware configuration, so a common dtsi file was used to define common nodes and properties. This is similar to how BigTreeTech CB1 and Pi are implemented. Signed-off-by: Ivan Sergeev --- arch/arm64/boot/dts/rockchip/Makefile | 2 + .../dts/rockchip/rk3566-bigtreetech-cb2-manta.dts | 10 + .../boot/dts/rockchip/rk3566-bigtreetech-cb2.dtsi | 941 +++++++++++++++++= ++++ .../boot/dts/rockchip/rk3566-bigtreetech-pi2.dts | 10 + 4 files changed, 963 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index 86cc418a2255cdc22f1d503e9519d2d9572d4e9d..99266316a6003e5a8a4dadbd05b= 8453beb2c3efc 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -111,6 +111,8 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3566-box-demo.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3566-lckfb-tspi.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3566-lubancat-1.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3566-nanopi-r3s.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3566-bigtreetech-cb2-manta.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3566-bigtreetech-pi2.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-bpi-r2-pro.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-evb1-v10.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-fastrhino-r66s.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-cb2-manta.dts = b/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-cb2-manta.dts new file mode 100644 index 0000000000000000000000000000000000000000..97415d099d886aba97c9b652af3= d03573f5e74d7 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-cb2-manta.dts @@ -0,0 +1,10 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/dts-v1/; + +#include "rk3566-bigtreetech-cb2.dtsi" + +/ { + model =3D "BigTreeTech CB2"; + compatible =3D "bigtreetech,cb2-manta", "bigtreetech,cb2", "rockchip,rk35= 66"; +}; diff --git a/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-cb2.dtsi b/arc= h/arm64/boot/dts/rockchip/rk3566-bigtreetech-cb2.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..a69d4f85c28e850770645fad24d= ebb37fa9ec3c7 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-cb2.dtsi @@ -0,0 +1,941 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/dts-v1/; + +#include +#include +#include +#include +#include +#include "rk3566.dtsi" + +/ { + aliases { + ethernet0 =3D &gmac1; + mmc0 =3D &sdhci; + mmc1 =3D &sdmmc0; + }; + + chosen: chosen { + stdout-path =3D "serial2:1500000n8"; + }; + + fan: pwm-fan { + compatible =3D "pwm-fan"; + #cooling-cells =3D <2>; + pwms =3D <&pwm7 0 50000 0>; + cooling-levels =3D <0 50 100 150 200 255>; + }; + + hdmi-con { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi_con_in: endpoint { + remote-endpoint =3D <&hdmi_out_con>; + }; + }; + }; + + leds: leds { + compatible =3D "gpio-leds"; + + led-0 { + gpios =3D <&gpio4 RK_PA1 GPIO_ACTIVE_LOW>; + function =3D LED_FUNCTION_POWER; + color =3D ; + linux,default-trigger =3D "default-on"; + pinctrl-names =3D "default"; + pinctrl-0 =3D<&blue_led>; + }; + + led-1 { + gpios =3D <&gpio0 RK_PB7 GPIO_ACTIVE_LOW>; + function =3D LED_FUNCTION_HEARTBEAT; + color =3D ; + linux,default-trigger =3D "heartbeat"; + pinctrl-names =3D "default"; + pinctrl-0 =3D<&heartbeat_led>; + }; + }; + + rk809-sound { + compatible =3D "simple-audio-card"; + simple-audio-card,format =3D "i2s"; + simple-audio-card,name =3D "Analog RK809"; + simple-audio-card,mclk-fs =3D <256>; + + simple-audio-card,cpu { + sound-dai =3D <&i2s1_8ch>; + }; + + simple-audio-card,codec { + sound-dai =3D <&rk809>; + }; + }; + + sdio_pwrseq: sdio-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + clocks =3D <&rk809 1>; + clock-names =3D "ext_clock"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&wifi_enable_h>; + post-power-on-delay-ms =3D <200>; + reset-gpios =3D <&gpio0 RK_PD3 GPIO_ACTIVE_LOW>; + }; + + vcc12v_dcin: regulator-vcc12v-dcin { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc12v_dcin"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <12000000>; + regulator-max-microvolt =3D <12000000>; + }; + + vcc_5v: regulator-vcc-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vbus: regulator-vbus { + compatible =3D "regulator-fixed"; + regulator-name =3D "vbus"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + vcc3v3_pcie: regulator-vcc3v3-pcie { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_pcie"; + enable-active-high; + gpios =3D <&gpio0 RK_PB1 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_drv>; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vcc3v3_sys: regulator-vcc3v3-sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&vbus>; + }; + + vcc5v0_sys: regulator-vcc5v0-sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vbus>; + }; + + vcc5v0_usb: regulator-vcc5v0-usb { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_usb"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vbus>; + }; + + vcc_sd: regulator-vcc-sd { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "vcc_sd"; + vin-supply =3D <&vcc3v3_sys>; + }; + + vcc5v0_host: regulator-vcc5v0-host { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_host_en>; + regulator-name =3D "vcc5v0_host3"; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + vcc5v0_otg: regulator-vcc5v0-otg { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PB5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_otg_en>; + regulator-name =3D "vcc5v0_otg3"; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + vcc5v0_usb2t: regulator-vcc5v0-usb2t { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_usb2t_en>; + regulator-name =3D "vcc5v0_usb2t"; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + vcc5v0_usb2b: regulator-vcc5v0-usb2b { + compatible =3D "regulator-fixed"; + enable-active-high; + gpio =3D <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_usb2b_en>; + regulator-name =3D "vcc5v0_usb2b"; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + ext_cam_clk: ext-cam-clk { + status =3D "okay"; + compatible =3D "fixed-clock"; + clock-frequency =3D <25000000>; + clock-output-names =3D "ext_cam_clk"; + #clock-cells =3D <0>; + }; + + can_mcp2515_osc: can-mcp2515-osc { + compatible =3D "fixed-clock"; + clock-frequency =3D <8000000>; + #clock-cells =3D <0>; + }; +}; + +&combphy1 { + status =3D "okay"; +}; + +&combphy2 { + status =3D "okay"; +}; + +&cpu0 { + cpu-supply =3D <&vdd_cpu>; +}; + +&cpu1 { + cpu-supply =3D <&vdd_cpu>; +}; + +&cpu2 { + cpu-supply =3D <&vdd_cpu>; +}; + +&cpu3 { + cpu-supply =3D <&vdd_cpu>; +}; + +&gmac1 { + assigned-clocks =3D <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>; + assigned-clock-parents =3D <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_= 2TOP>; + assigned-clock-rates =3D <0>, <125000000>; + clock_in_out =3D "input"; + phy-mode =3D "rgmii-id"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gmac1m0_miim + &gmac1m0_tx_bus2 + &gmac1m0_rx_bus2 + &gmac1m0_rgmii_clk + &gmac1m0_clkinout + &gmac1m0_rgmii_bus>; + phy-handle =3D <&rgmii_phy0>; + status =3D "okay"; +}; + +&mdio1 { + rgmii_phy0: phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reset-gpios =3D <&gpio0 RK_PC5 GPIO_ACTIVE_LOW>; + reset-delay-us =3D <20000>; + reset-post-delay-us =3D <100000>; + reg =3D <0x0>; + }; +}; + +&gpu { + mali-supply =3D <&vdd_gpu>; + status =3D "okay"; +}; + +&hdmi { + avdd-0v9-supply =3D <&vdda0v9_image>; + avdd-1v8-supply =3D <&vcca1v8_image>; + status =3D "okay"; +}; + +&hdmi_in { + hdmi_in_vp0: endpoint { + remote-endpoint =3D <&vp0_out_hdmi>; + }; +}; + +&hdmi_out { + hdmi_out_con: endpoint { + remote-endpoint =3D <&hdmi_con_in>; + }; +}; + +&hdmi_sound { + status =3D "okay"; +}; + +&i2c0 { + status =3D "okay"; + + vdd_cpu: regulator@1c { + compatible =3D "tcs,tcs4525"; + reg =3D <0x1c>; + vin-supply =3D <&vcc5v0_sys>; + regulator-name =3D "vdd_cpu"; + regulator-min-microvolt =3D <712500>; + regulator-max-microvolt =3D <1390000>; + regulator-initial-mode =3D <1>; + regulator-ramp-delay =3D <2300>; + fcs,suspend-voltage-selector =3D <1>; + regulator-boot-on; + regulator-always-on; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + rk809: pmic@20 { + compatible =3D "rockchip,rk809"; + reg =3D <0x20>; + interrupt-parent =3D <&gpio0>; + interrupts =3D <3 IRQ_TYPE_LEVEL_LOW>; + + assigned-clocks =3D <&cru I2S1_MCLKOUT_TX>; + assigned-clock-parents =3D <&cru CLK_I2S1_8CH_TX>; + #clock-cells =3D <1>; + clock-names =3D "mclk"; + clocks =3D <&cru I2S1_MCLKOUT_TX>; + pinctrl-names =3D "default", "pmic-sleep", + "pmic-power-off", "pmic-reset"; + pinctrl-0 =3D <&pmic_int>, <&i2s1m0_mclk>; + #sound-dai-cells =3D <0>; + + system-power-controller; + wakeup-source; + + vcc1-supply =3D <&vcc3v3_sys>; + vcc2-supply =3D <&vcc3v3_sys>; + vcc3-supply =3D <&vcc3v3_sys>; + vcc4-supply =3D <&vcc3v3_sys>; + vcc5-supply =3D <&vcc3v3_sys>; + vcc6-supply =3D <&vcc3v3_sys>; + vcc7-supply =3D <&vcc3v3_sys>; + vcc8-supply =3D <&vcc3v3_sys>; + vcc9-supply =3D <&vcc3v3_sys>; + + regulators { + vdd_logic: DCDC_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + regulator-initial-mode =3D <0x2>; + regulator-name =3D "vdd_logic"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_gpu: DCDC_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + regulator-initial-mode =3D <0x2>; + regulator-name =3D "vdd_gpu"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-initial-mode =3D <0x2>; + regulator-name =3D "vcc_ddr"; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vdd_npu: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + regulator-initial-mode =3D <0x2>; + regulator-name =3D "vdd_npu"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda0v9_image: LDO_REG1 { + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <900000>; + regulator-name =3D "vdda0v9_image"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v9: LDO_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <900000>; + regulator-name =3D "vdda_0v9"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda0v9_pmu: LDO_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <900000>; + regulator-name =3D "vdda0v9_pmu"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <900000>; + }; + }; + + vccio_acodec: LDO_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-name =3D "vccio_acodec"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vccio_sd"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc3v3_pmu: LDO_REG6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc3v3_pmu"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vcca_1v8: LDO_REG7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca_1v8"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pmu: LDO_REG8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pmu"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vcca1v8_image: LDO_REG9 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_image"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8: DCDC_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc_1v8"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_3v3: SWITCH_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vcc_3v3"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc3v3_sd: SWITCH_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vcc3v3_sd"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + + codec { + rockchip,mic-in-differential; + }; + }; +}; + +&i2c2 { + pinctrl-0 =3D <&i2c2m1_xfer>; +}; + +&i2c3 { + status =3D "okay"; + + tft_tp: ns2009@48 { + compatible =3D "ti,tsc2007"; + reg =3D <0x48>; + status =3D "okay"; + ti,x-plate-ohms =3D <660>; + ti,rt-thr =3D <3000>; + ti,fuzzx =3D <32>; + ti,fuzzy =3D <16>; + i2c,ignore-nak =3D <1>; + }; +}; + +&i2s0_8ch { + status =3D "okay"; +}; + +&i2s1_8ch { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2s1m0_sclktx + &i2s1m0_lrcktx + &i2s1m0_sdi0 + &i2s1m0_sdo0>; + rockchip,trcm-sync-tx-only; + status =3D "okay"; +}; + +&spi1 { + pinctrl-0 =3D <&spi1m1_cs0 &spi1m1_pins>; + + can_mcp2515: can-mcp2515@0 { + status =3D "disabled"; + compatible =3D "microchip,mcp2515"; + reg =3D <0x00>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <3 IRQ_TYPE_LEVEL_LOW>; + spi-max-frequency =3D <10000000>; + clocks =3D <&can_mcp2515_osc>; + vdd-supply =3D <&vcc3v3_sys>; + xceiver-supply =3D <&vcc3v3_sys>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mcp2515_int_pin>; + }; +}; + +&spi3 { + pinctrl-0 =3D <&spi3m1_cs0 &spi3m1_pins>; +}; + +&pcie2x1 { + reset-gpios =3D <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_reset_h>; + vpcie3v3-supply =3D <&vcc3v3_pcie>; + status =3D "okay"; +}; + +&pinctrl { + wireless-bluetooth { + uart1_gpios: uart1-gpios { + rockchip,pins =3D <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + sd { + sdmmc0_pwr_h: sdmmc0-pwr-h { + rockchip,pins =3D <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + mxc6655xa { + mxc6655xa_irq_gpio: mxc6655xa_irq_gpio { + rockchip,pins =3D <3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pmic { + pmic_int: pmic_int { + rockchip,pins =3D <0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + soc_slppin_gpio: soc_slppin_gpio { + rockchip,pins =3D <0 RK_PA2 RK_FUNC_GPIO &pcfg_output_low>; + }; + + soc_slppin_slp: soc_slppin_slp { + rockchip,pins =3D <0 RK_PA2 1 &pcfg_pull_none>; + }; + + soc_slppin_rst: soc_slppin_rst { + rockchip,pins =3D <0 RK_PA2 2 &pcfg_pull_none>; + }; + }; + + touch { + touch_gpio: touch-gpio { + rockchip,pins =3D + <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_up>, + <0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + sdio-pwrseq { + wifi_enable_h: wifi-enable-h { + rockchip,pins =3D <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + wifi_host_wake: wifi-host-wake-l { + rockchip,pins =3D <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_down>; + }; + }; + + usb { + vcc5v0_host_en: vcc5v0-host-en { + rockchip,pins =3D <0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc5v0_otg_en: vcc5v0-otg-en { + rockchip,pins =3D <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc5v0_usb2t_en: vcc5v0_usb2t-en { + rockchip,pins =3D <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc5v0_usb2b_en: vcc5v0-usb2b-en { + rockchip,pins =3D <4 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + work-led { + heartbeat_led: led-heartbeat { + rockchip,pins =3D <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + blue_led: led-blue { + rockchip,pins =3D <4 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + headphone { + hp_det: hp-det { + rockchip,pins =3D <0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_down>; + }; + }; + + pcie { + pcie_drv: pcie-drv { + rockchip,pins =3D <4 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie_reset_h: pcie-reset-h { + rockchip,pins =3D <1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + edp { + edp_hpd: edp-hpd { + rockchip,pins =3D <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + bl_en: bl-en { + rockchip,pins =3D <0 RK_PB5 RK_FUNC_GPIO &pcfg_output_high>; + }; + }; + + bt { + bt_enable: bt-enable-h { + rockchip,pins =3D <2 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>; + }; + + bt_host_wake: bt-host-wake-l { + rockchip,pins =3D <2 RK_PC1 RK_FUNC_GPIO &pcfg_pull_down>; + }; + + bt_wake: bt-wake-l { + rockchip,pins =3D <2 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + mcp2515_int_pin { + mcp2515_int_pin: mcp2515_in_pin { + rockchip,pins =3D <4 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pmu_io_domains { + status =3D "okay"; + pmuio1-supply =3D <&vcc3v3_pmu>; + pmuio2-supply =3D <&vcc3v3_pmu>; + vccio1-supply =3D <&vcc_3v3>; + vccio2-supply =3D <&vcc_1v8>; + vccio3-supply =3D <&vccio_sd>; + vccio4-supply =3D <&vcc_1v8>; + vccio5-supply =3D <&vcc_3v3>; + vccio6-supply =3D <&vcc_3v3>; + vccio7-supply =3D <&vcc_3v3>; +}; + +&pwm0 { + pinctrl-0 =3D <&pwm0m1_pins>; +}; + +&pwm7 { + status =3D "disabled"; +}; + +&pwm12 { + pinctrl-0 =3D <&pwm12m1_pins>; +}; + +&pwm13 { + pinctrl-0 =3D <&pwm13m1_pins>; +}; + +&pwm14 { + pinctrl-0 =3D <&pwm14m1_pins>; +}; + +&pwm15 { + pinctrl-0 =3D <&pwm15m1_pins>; +}; + +&saradc { + status =3D "okay"; + vref-supply =3D <&vcca_1v8>; +}; + +&sdhci { + bus-width =3D <8>; + max-frequency =3D <200000000>; + non-removable; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&emmc_bus8 &emmc_clk &emmc_cmd>; + status =3D "okay"; +}; + +&sdmmc0 { + max-frequency =3D <150000000>; + bus-width =3D <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + disable-wp; + //sd-uhs-sdr104; + vmmc-supply =3D <&vcc_sd>; + vqmmc-supply =3D <&vccio_sd>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>; + status =3D "okay"; +}; + +&sdmmc1 { + max-frequency =3D <150000000>; + bus-width =3D <4>; + disable-wp; + cap-sd-highspeed; + cap-sdio-irq; + keep-power-in-suspend; + mmc-pwrseq =3D <&sdio_pwrseq>; + non-removable; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>; + sd-uhs-sdr104; + status =3D "okay"; + rockchip,default-sample-phase =3D <90>; + + sdio-wifi@1 { + compatible =3D "brcm,bcm4329-fmac"; + reg =3D <0x1>; + interrupt-parent =3D <&gpio2>; + interrupts =3D <9 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "host-wake"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&wifi_host_wake>; + brcm,drive-strength =3D <10>; + }; +}; + +&sfc { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; +}; + +&tsadc { + status =3D "okay"; +}; + +&uart1 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart1m0_xfer &uart1m0_ctsn &uart1m0_rtsn>; + uart-has-rtscts; + dma-names =3D "tx\0rx"; + + bluetooth { + compatible =3D "brcm,bcm4345c5"; + clocks =3D <&rk809 1>; + clock-names =3D "lpo"; + device-wakeup-gpios =3D <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>; + host-wakeup-gpios =3D <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>; + shutdown-gpios =3D <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>; + //pinctrl-names =3D "default"; + //pinctrl-0 =3D <&bt_host_wake &bt_wake &bt_enable>; + vbat-supply =3D <&vcc3v3_sys>; + vddio-supply =3D <&vcca1v8_pmu>; + }; +}; + +&uart2 { + status =3D "okay"; +}; + +&uart5 { + pinctrl-0 =3D <&uart5m1_xfer>; +}; + +&uart7 { + pinctrl-0 =3D <&uart7m2_xfer>; +}; + +&usb2phy0 { + status =3D "okay"; +}; + +&usb2phy0_host { + phy-supply =3D <&vcc5v0_host &vcc5v0_otg>; + status =3D "okay"; +}; + +&usb2phy0_otg { + status =3D "okay"; +}; + +&usb2phy1 { + status =3D "okay"; +}; + +&usb2phy1_host { + status =3D "okay"; + phy-supply =3D <&vcc5v0_usb2t &vcc5v0_usb2b>; +}; + +&usb2phy1_otg { + status =3D "okay"; +}; + +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +&usb_host0_xhci { + dr_mode =3D "host"; + extcon =3D <&usb2phy0>; + status =3D "okay"; +}; + +&usb_host1_ehci { + status =3D "okay"; +}; + +&usb_host1_ohci { + status =3D "okay"; +}; + +&usb_host1_xhci { + status =3D "okay"; +}; + +&vop { + assigned-clocks =3D <&cru DCLK_VOP0>, <&cru DCLK_VOP1>; + assigned-clock-parents =3D <&pmucru PLL_HPLL>, <&cru PLL_VPLL>; + status =3D "okay"; +}; + +&vop_mmu { + status =3D "okay"; +}; + +&vp0 { + vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg =3D ; + remote-endpoint =3D <&hdmi_in_vp0>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-pi2.dts b/arch= /arm64/boot/dts/rockchip/rk3566-bigtreetech-pi2.dts new file mode 100644 index 0000000000000000000000000000000000000000..7cd444caa18bc9f6cf7afe04a77= 7aecdce2fc93e --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3566-bigtreetech-pi2.dts @@ -0,0 +1,10 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/dts-v1/; + +#include "rk3566-bigtreetech-cb2.dtsi" + +/ { + model =3D "BigTreeTech Pi 2"; + compatible =3D "bigtreetech,pi2", "rockchip,rk3566"; +}; --=20 2.45.2