From nobody Sun Dec 14 19:14:04 2025 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F23EC1D279C for ; Thu, 26 Dec 2024 11:47:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735213675; cv=none; b=jjcpQybfFXOjzcNEAg2XpcNfCHG66b2Z8UvOpZpFEtai6l+Y5YgMjQPjCmfpFbvusuumTj49sY3912z378za814ABNrAqNjc1EyJTyyoCf5uoLOTiEmAgH8HOuulrupuI7HBqr/pZgo3mr5AhtW0d2GMkblbdqGJd7EbgY6LVQE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735213675; c=relaxed/simple; bh=0BqDDptdfBkZhLYLUkYSJGnMysaAnPbvUGT7eF+t3Vk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rj4yAgZ1T3NYojaKl0G81OGPAzufj7mrpRs8HKp3jG5bvBhsXQ4mnKeXvtTvhvfef5d3zMFWicLYfxUo7W42QatWOgKrE564jwg9t0mgGnjZH7jPgTxKK8CYg9m9/XdUDeDDQwnvloYhm6Jd1LThaK4knyAfLIKhTMhDJ3dnp48= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=XHm1dp+1; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="XHm1dp+1" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-43624b2d453so67756615e9.2 for ; Thu, 26 Dec 2024 03:47:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735213672; x=1735818472; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=osHdO3RdnN23L1y+vtEXNkstLrikOjcWWGXIO5JHHtc=; b=XHm1dp+1WwjVkA1JwErz9Tr7kTrLoiHjVyeTVvy/bprRb3MDz485pqFYL9n7PpsEW7 F5j2iDdfJN4uT4+rcgjsA43U6GpqX3rAI0422yffs8BAsXD4sKR3AYXNBL+ILvkYCVi+ fgkBl13zEFWL8apGFOgL30lPb6vviUtO95E8JqAF5+6L4aLgxEJtTLMshELO/NErRh3f M3IomTTzIvFfRcjBGlIYQTvGdjbGdCG5XaLvEb/Qm40rNWZvSseswqjQw8CHf5O2KMQJ BFmCMD5ZWLd+zPzuu95rdqiOgFNKowrMoXrU3+c8yQgjgxa4ReRvqHllkKHu17lx/Hg/ 3FDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735213672; x=1735818472; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=osHdO3RdnN23L1y+vtEXNkstLrikOjcWWGXIO5JHHtc=; b=D5PLMddYQVGjLj+aZHxne5A/WvL0jxA6VzEuZ8s1uS87q1DShMql6TVF4Y7BlvRE/L v6z/nKajHXc6hO6vtnkMCDCO1bOiEc53qWsMe63gwmaFbNQzgjz4IAD6FW7N3ypen+Ki NJOZrI/K1nPLNU+Mk2WJeqlYytghA2v3dA3pVHSQ00Ag4vcJmApTJIAPTHRoPy7rsXDN 9vXdDvyNDCMIDHPySt7X9xxiGWP5ed34KTrCgvge97P4RPid+Ilev0Txz99dALSfQG6r jbyhFT6t5KOy4xXARfddUei5eNuWcJxExTwxFFCZ0ceZFHT3ugAEX5L07L61g4DhK4zm c0SA== X-Forwarded-Encrypted: i=1; AJvYcCXJ1m6g7zzFFsA+mINOysaaxCxazz1kWyGaQ/hL+FSdfWkqxRNALoEopDYDZQtrKHt4pLlC254ZKhW5aMc=@vger.kernel.org X-Gm-Message-State: AOJu0YzltO09TOn1Myzncxph6rX0BMP10zSNLqynyV4+Vj1KAIg99sX6 09/EwcGGg2syRL6b7W7oCy79i5RLTRQOjkWeD2xSJi/UqSwx26qreXoC5l4R3wLik68dqqzclCn t X-Gm-Gg: ASbGncuMa8oDv4d+8jqIJUqYL0KgzhjianJlaodV8NJej+cIyvfZylXsVUPXT/hDyGq MXrAYepYYdZLBynCvwg1098eujbaIF6+WL7m+wUUXESD1n/6Hv5a3VHrQqQ/ndJ6upoY8wMbIxG eVhAoCLu6lgLv9i8BFEN1MQ2XMkjlw2ZSjpKNuOz22ZC7TKCOsSl7TlA+7ZvvF9iD/XPn5mCBfx ivl0DH7yoei0Jlt6z5upDL64cLR+RZq3m12TNtVpRcXbZE/fDDBQVnK X-Google-Smtp-Source: AGHT+IG8X4KOsvoOJiA8kRlyVaZlc3OFxX9yHy6E5+Jj7lEfllSiUvuE7sJouNEzPBF3uJ3u9VvgdA== X-Received: by 2002:a05:600c:4f50:b0:434:fbe2:4f with SMTP id 5b1f17b1804b1-43668a3a33fmr178502185e9.23.1735213672046; Thu, 26 Dec 2024 03:47:52 -0800 (PST) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4364a379d69sm256925895e9.0.2024.12.26.03.47.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Dec 2024 03:47:51 -0800 (PST) From: Abel Vesa Date: Thu, 26 Dec 2024 13:47:38 +0200 Subject: [PATCH v5 1/2] arm64: dts: qcom: x1e80100: Describe the SDHC controllers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241226-x1e80100-qcp-sdhc-v5-1-0b28f2e13c85@linaro.org> References: <20241226-x1e80100-qcp-sdhc-v5-0-0b28f2e13c85@linaro.org> In-Reply-To: <20241226-x1e80100-qcp-sdhc-v5-0-0b28f2e13c85@linaro.org> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Johan Hovold , Dmitry Baryshkov , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=4945; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=0BqDDptdfBkZhLYLUkYSJGnMysaAnPbvUGT7eF+t3Vk=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnbUJiG2/YURRBL7C/dtq2d3eOFj2PJtlracoUt /CA22yD4iKJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZ21CYgAKCRAbX0TJAJUV Vq24EADK/MCEaPXiBIocauiJ4GFZwkODVnAdawRsnSi2C59UHch1z2JaLWemv1ao2n558ydGAK5 mCKoI5kCafbre0Dq4OMWG9edCHhF1w42h7Shmo4sZ17kSlbkwD2ROHGghZzYzWT/1fCYjLvf7YT 0Wvz6573PFO/eshE2wXRQqDzqHdp7NgJbruVecKedr8QBqS7o47Y+tUUo1jBipooH5cuLXehqlu NyOqKYBEVGljFMr5IYYC3bGgbfZ0rqOJJkWBxxo4XD4XJLtkyUkRLaSZnO5u3L/2gbbbP8JTU/Z NsbMWREWSWdkoeDPWypbl48T7Yzv/kjitAGZrlDcqOJCTEQFGMw8R+LwNZ+axwBydmIwRUQAG+S wtordCBau2WDBgE5Ne8QcnzKqcdaKwb3gbUYKUSxUjvzJADAFWFIhnTuGsLz5EbL5BCSDdOnpLp +6+k5jKNcjqjEoRmbShtPAgKUPyrgS7I8oLwvUMfrTzMgrxy0/F+pR0E60bWlbfvC229d2vq8HQ 4o/wCUh+98ENIvMLWLWq7sBtfHO44w1kxqooWWGY4RaL9PUpW33ZwCSPvxMB1TKm2B9CLjzp9iQ sXq4uLsVHsPfsS3s5bIOzPbe8r/i7z0hVHAHZThFgOalEBR5XsY9I0UEwRZVK5xmsGkjTljBLYi /dG6p7nJTlQHUdQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The X Elite platform features two SDHC v5 controllers. Describe the controllers along with the pin configuration in TLMM for the SDC2, since they are hardwired and cannot be muxed to any other function. The SDC4 pin configuration can be muxed to different functions, so leave those to board specific dts. Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 146 +++++++++++++++++++++++++++++= ++++ 1 file changed, 146 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index f25e2d3af4a40125360831367830cb3d217883cf..e05807cf0a8dde319691f1de00d= 60208a6c71b86 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -4094,6 +4094,112 @@ lpass_lpicx_noc: interconnect@7430000 { #interconnect-cells =3D <2>; }; =20 + sdhc_2: mmc@8804000 { + compatible =3D "qcom,x1e80100-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0 0x08804000 0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC2_AHB_CLK>, + <&gcc GCC_SDCC2_APPS_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "core", "xo"; + iommus =3D <&apps_smmu 0x520 0>; + qcom,dll-config =3D <0x0007642c>; + qcom,ddr-config =3D <0x80040868>; + power-domains =3D <&rpmhpd RPMHPD_CX>; + operating-points-v2 =3D <&sdhc2_opp_table>; + + interconnects =3D <&aggre2_noc MASTER_SDCC_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDCC_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", "cpu-sdhc"; + bus-width =3D <4>; + dma-coherent; + + status =3D "disabled"; + + sdhc2_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-19200000 { + opp-hz =3D /bits/ 64 <19200000>; + required-opps =3D <&rpmhpd_opp_min_svs>; + }; + + opp-50000000 { + opp-hz =3D /bits/ 64 <50000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-202000000 { + opp-hz =3D /bits/ 64 <202000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + sdhc_4: mmc@8844000 { + compatible =3D "qcom,x1e80100-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0 0x08844000 0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC4_AHB_CLK>, + <&gcc GCC_SDCC4_APPS_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "core", "xo"; + iommus =3D <&apps_smmu 0x160 0>; + qcom,dll-config =3D <0x0007642c>; + qcom,ddr-config =3D <0x80040868>; + power-domains =3D <&rpmhpd RPMHPD_CX>; + operating-points-v2 =3D <&sdhc4_opp_table>; + + interconnects =3D <&aggre2_noc MASTER_SDCC_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDCC_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", "cpu-sdhc"; + bus-width =3D <4>; + dma-coherent; + + status =3D "disabled"; + + sdhc4_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-19200000 { + opp-hz =3D /bits/ 64 <19200000>; + required-opps =3D <&rpmhpd_opp_min_svs>; + }; + + opp-50000000 { + opp-hz =3D /bits/ 64 <50000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-202000000 { + opp-hz =3D /bits/ 64 <202000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + usb_2_hsphy: phy@88e0000 { compatible =3D "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy"; @@ -5846,6 +5952,46 @@ rx-pins { bias-disable; }; }; + + sdc2_default: sdc2-default-state { + clk-pins { + pins =3D "sdc2_clk"; + drive-strength =3D <16>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc2_cmd"; + drive-strength =3D <10>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc2_data"; + drive-strength =3D <10>; + bias-pull-up; + }; + }; + + sdc2_sleep: sdc2-sleep-state { + clk-pins { + pins =3D "sdc2_clk"; + drive-strength =3D <2>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc2_cmd"; + drive-strength =3D <2>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc2_data"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; }; =20 apps_smmu: iommu@15000000 { --=20 2.34.1 From nobody Sun Dec 14 19:14:04 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C7781D514B for ; Thu, 26 Dec 2024 11:47:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735213676; cv=none; b=uVc1zJ3f+wbzDO5pVtI2yyEf+yIP9MXG6G33fF2Ie5ejpiBfjBHoqCGIW04s6yh2ISqxsdy8r8Ts1zkiEebllzvFdjvcf48Y3Fw1+RcyV4nqO+wZEDgvOhrgMj6K+Qqy9OoH5DneZZ30f7a9J6ZFtwqEu43pocn6S/j2RNOiagA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735213676; c=relaxed/simple; bh=CAjROTLPEGKqOUJiValyvQKFVtW8tA+pYfuVoJsLlBk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Mt1KqQ1JqhqNwzWG6xKR0aDsS8FqBT55fcggj2PwOsu23VyDpy6/hUDGd32knkxmxYScZ2ghWd6toKIbGJ+Ft6qHhvBgWU3Pm+a1r1ndnwuny09gxZRg3PEn2QgaOMs9BFKwEYNFZMMAMS89nh+ZXKbJcirYWNtpL/VmT+yhn7Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=SL0UfZu8; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="SL0UfZu8" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43690d4605dso6456915e9.0 for ; Thu, 26 Dec 2024 03:47:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735213673; x=1735818473; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vhIajUh08/SyVTloy171bjJilnBfmUdkV27TB/pSkWk=; b=SL0UfZu8/jmdaepmHp4M91cJp4ADhGVFQpFfgLXykqTGmzgAxZy00WmD6YxiLuEfkm iRLz7fc5vHNq40Nx1X7IgFhLTvK+fgXCwWfprpU5KdmubjDdZePjjjKSO75fEBLK7Z/U TBS4I/SByCvpKqhCTYTHRwoenZ5X4UZaYSeUiNoEls8jhiQ8Au86ZxBn0jRx73PVE7wA DtDNWyqI+w5wOLKHf1vCLPfX4xRPVmoaYbFpJ6MIiKhVyGmK12r5LiGslip/zEJ/4r06 SAlO6yXWSLmjaDgBB3vVH7iqShBTq95w0EqqfThjXOVX7wvwX8ea8Lh76jVTSo0ODdzI YzEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735213673; x=1735818473; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vhIajUh08/SyVTloy171bjJilnBfmUdkV27TB/pSkWk=; b=lLh3ovRP1WSPKosPp3vBdpWgqtAZka/baVwlBf+AsO6KBSehUDvtGiArLkh7NxxPUN 0wrPg40IFOzd2oTZz5w1Tqemkv6CrOrFpuRfx3i6kYHS0w6VEyCzTXYK9Ai6kFCgJlVq R4qKgLAWtgHxt5T2nK6HPvVEVrDOwPj5va1UOLGXWNy3YHGfHJ9hBIHibmqjASHOc+T5 0CCQOvyaPa9OA4ml8sQAXKz6iUfF+zCKpZx9fSA/7cNGIBJMn2Z7DiqVtC4IJjFuyGAr 7Z+5iLa6w2GNwXvwbyy0Efkd8XRmMHyJCKyqmqsN9ohpudceEnRRBH3E08oX2jF7APRN 02rQ== X-Forwarded-Encrypted: i=1; AJvYcCWl02XUou0aRJcJa9uNEt9fBVFCwmif+ipXEvTCm3LfvYAeOtGLLnoLsjcLfG90e5ItRZEtAOgMM25fhD4=@vger.kernel.org X-Gm-Message-State: AOJu0Yxbl23kDWiz5gRTSFtP69y++0MpGdYcV08SaFCMEraloQd4WhEY VI+eyCV8FaMXpZybDpOD5as0EOnMbk/nVFsNW0ZPlwMPIcK+HzXsrciDKXa8QF8= X-Gm-Gg: ASbGncsr89ObQK9252ii/b4yaJTzjJ06D47KJGUH16Nt9ovd67+FSo14r7FvI0SSQfe KnqAo4hN3tJ7vdV/tyFuV9B1t63mNRuQ7DYq1IpWjkQ/a+16uog/0N128dGdbtW5l1ODcuutaWt p9fz6bLW6O8h3QP8C8HCSJr74ds2lIuv1AcNSJ0Ire7wcrTsoGI+jZctB1u4BjlSJcUlj9yTH+9 Mc03XxnpC5f0pv2dz8Umlb5z4MAUKxQuMMfC9UCAMEHPkqrbfD2/YQa X-Google-Smtp-Source: AGHT+IHuSiJa5HnlBCTbFlR0CZcuRapAkC+pk7vhPwwaOUjIIyAqKfTMwsgcM4pRjXV067dUB+tfrg== X-Received: by 2002:a05:600c:150c:b0:431:5aea:95f with SMTP id 5b1f17b1804b1-4366a0cf7e7mr197459225e9.16.1735213673521; Thu, 26 Dec 2024 03:47:53 -0800 (PST) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4364a379d69sm256925895e9.0.2024.12.26.03.47.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Dec 2024 03:47:52 -0800 (PST) From: Abel Vesa Date: Thu, 26 Dec 2024 13:47:39 +0200 Subject: [PATCH v5 2/2] arm64: dts: qcom: x1e80100-qcp: Enable SD card support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241226-x1e80100-qcp-sdhc-v5-2-0b28f2e13c85@linaro.org> References: <20241226-x1e80100-qcp-sdhc-v5-0-0b28f2e13c85@linaro.org> In-Reply-To: <20241226-x1e80100-qcp-sdhc-v5-0-0b28f2e13c85@linaro.org> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Johan Hovold , Dmitry Baryshkov , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Abel Vesa , Konrad Dybcio X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1396; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=CAjROTLPEGKqOUJiValyvQKFVtW8tA+pYfuVoJsLlBk=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnbUJkVxg42rCutykaFR6u7UTNJObtHyCj7LpYg GUnQ6LzZBmJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZ21CZAAKCRAbX0TJAJUV VjLCD/94dNi+h1GZSo9Yt6dg8LrLEm9/5WbOjifQ/Tpxczr2sR0WE4WliPUCEqtrT0Ck0QSnN8U y9m6DyvC1GCgR+BCh1mtBdwcz7v+hvEP0HvtXVK7Y18VtZBS3B1w04sp1ma5FY2yhw3N9T922lo 1f9eT+E8zHGYzHuEusvZi/JsfUgUt8qlFGD3wDm9Lm7q+uLV49/vwrXUxk9MQqkZXzc9aEdwced IbpLGQ67iFLKrvnb1FBjnequYxA37fyUJXr20kY24G/h3xCD12TqFxil7opla1eq1nUXsxGLzBA u8QOs5g0o+tmw4BhlO+3T5/FM6CfY/T1ZqmaNR3fz9JLoPTl8haX7s5rNLP1362glzcf8Ckwgek 86oVEbUqaxWZqmSA2UR3bkCBmbqk41BgCtsp3OPD8CXKuK2BGWK/uy5mhiX1vbPpyKebsXdrSTM RtGlpBsuD8y52VHbbegzZ1NfcxzUiRhUHzRx2jMsJ9oTMU91klalM8ZXSyUXLj5rQQBqyjY1gn/ 3G5fD4FIjwUGEwJp/6gX5bLYTkLQPuY6nmc8y6+7RDo9tD+5DdByJEKVHZlmD80y8/WTorC+J+f o9C3DbHhj5gPXWRMd/0bt8U1jPT4ld4y1V095Vvph52FFwQo5k+mNHupZYltY5kRAqg1Uq0zvUX pFu4Tbg325l/xCA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE One of the SD card slots found on the X Elite QCP board is controlled by the SDC2. Enable it and describe the board specific resources. Reviewed-by: Konrad Dybcio Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-qcp.dts index ffd28fd8059895ec345f4ee8fe6a2c37e7989747..92dc409f6d5963790f48a76cc42= 1e7ef4c6d6ea3 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -731,6 +731,20 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&sdhc_2 { + cd-gpios =3D <&tlmm 71 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&sdc2_default &sdc2_card_det_n>; + pinctrl-1 =3D <&sdc2_sleep &sdc2_card_det_n>; + pinctrl-names =3D "default", "sleep"; + vmmc-supply =3D <&vreg_l9b_2p9>; + vqmmc-supply =3D <&vreg_l6b_1p8>; + bus-width =3D <4>; + no-sdio; + no-mmc; + + status =3D "okay"; +}; + &smb2360_0 { status =3D "okay"; }; @@ -880,6 +894,13 @@ wake-n-pins { }; }; =20 + sdc2_card_det_n: sdc2-card-det-state { + pins =3D "gpio71"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + wcd_default: wcd-reset-n-active-state { pins =3D "gpio191"; function =3D "gpio"; --=20 2.34.1