From nobody Tue Feb 10 00:45:13 2026 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BA6B1DC9B7 for ; Thu, 19 Dec 2024 21:11:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734642707; cv=none; b=JSKWBAP0PLW068PDJnaLXvLnBSZHPL/2rGI7bqcnEjRBWB3gqls+3VpNK4bjRNxIulqw0+Vw1+IRo7DjscNnJGNlY++uTpEHJGlPD2tpvFwC5wH5Kp7Q7jkPMGDUHrrm02qNT+x3lqCopnxf7E90Z8r7bz6d5IfUXKqrrzaQ+mU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734642707; c=relaxed/simple; bh=Q9yaIBO8kyBxOHtI0nnlecVbPK0hFrUVcbKsVKNNWgM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=o87lpl52/VnbVE8HZgvbZtI7U5TdryWrGetn/ZvSemVpTJjZ336U0MMFGAUxk582STgU/e+sFZh+9Bv86He8YPh6P+mqujRYNGwKxBK64JK+NlKLFqpv75UZ4UBl969dSgmt9wDo0EpkrG/RvIO5T83hHgNkoKms9cp8bGYHi6s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=kvxQaiN2; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="kvxQaiN2" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-216728b1836so10778125ad.0 for ; Thu, 19 Dec 2024 13:11:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1734642705; x=1735247505; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=IFdap/sOPpq0KBRuIbSWSowsNeRO1eLNOr+oanM3LgM=; b=kvxQaiN2nK5ekB0UqndkM3UiOnD/r+uK8ASCWqKMLW2arBB+RCybpzvTZtIXxoxHME Y6EUeQrFCnEmwj7Fx38KgSMF2JSnOgQrNqptVHfZgyKiSAdjzz8+w11Kq1LkFQxvxxKG OXnSfUJ/58xbyE+k5Bj8noTz8OqUtBQcSLxPA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734642705; x=1735247505; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IFdap/sOPpq0KBRuIbSWSowsNeRO1eLNOr+oanM3LgM=; b=FWE8sWV19LhHtKZ5xjAAvckB6PO/JLVUQJJY7wAsYyWLdeaJ5BuUCXNgD96qoppPzk FG11dHKziJ14QGFFJW7LU5KiFh1nwSA6MDxwrMVdKPllPz3WfIrb4+w1+/QJxDXyyOoX VYfuGlpWxhXRe2jwH6PrQuhPd66RPgXu6r1W7ojcCoHKWhWcLFc3gBp19qF0KXCCALhk soi9sZvJKlupitpgDxmIaT0MnNtdxEydE7Yv+zHXqNejxUEYCFBgX6p4uA+TSSViORXF Hqs06TKOr4t+FG1Q9mVxT1CAsr7Gr8nL5+3PYqPizW7gaxX1ECK9Qh75clXAG6vFyoq0 yOCA== X-Forwarded-Encrypted: i=1; AJvYcCW4gcy9QddG/kFnb6Y8FslbJFNuHtKy7sFmbqlN+27rZB9ByYaa7/QvZBd/qKeWq01J8ARsDNllhAGz7MA=@vger.kernel.org X-Gm-Message-State: AOJu0Yxfp7r4sVKTYL0SxqZLC1aKm5QJBhISb8e1RZDLD9oKvaifgLdW 7iXRbHWEuFc4LjZmwEDtmKGqe26yREgPTHdmdCzvRbay8rquW0KhGoQp9f1jsg== X-Gm-Gg: ASbGnctccA0veDTaiBm9sOgjG2cgK0Oh/Lj020DojHfCZ3gUfStYdHlEKzfksM4tnBL e0aOfmYRVyy/yLZb0wPAoZ0ykE6JPFtLCkmDANtjm757OmsPIYKckP3eC4GDdYseY79wjhBBz8h CiZ9oHqP1bXwGGuEQrz7C6gVnaDGAgRrOnbpihJl/3bSC46H0v1xh/zzsOt4m+jAa9Y4NZJXfCk VbjV6JYlS/66lBnqhgNopORaYZYKpLBaUFlqQqiXHi14vJ04ZrUn6XOG5ie8cvQcyf9NYCmDGDX X-Google-Smtp-Source: AGHT+IGGlFCtPFGDg3TdCtB0hxPFvr8OnZ5HyqWHMKdJ0cGGUX0g5v4rfCRR8thJne3bzlkoFYIN3w== X-Received: by 2002:a17:90b:2652:b0:2f2:ab09:c256 with SMTP id 98e67ed59e1d1-2f452f01cd4mr699326a91.33.1734642704943; Thu, 19 Dec 2024 13:11:44 -0800 (PST) Received: from dianders.sjc.corp.google.com ([2620:15c:9d:2:a8a3:6409:6518:340d]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f4477c8461sm1880887a91.13.2024.12.19.13.11.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 13:11:44 -0800 (PST) From: Douglas Anderson To: Catalin Marinas , Will Deacon , Mark Rutland Cc: Trilok Soni , Jeffrey Hugo , Roxana Bradescu , bjorn.andersson@oss.qualcomm.com, Julius Werner , linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, Douglas Anderson , Dmitry Baryshkov , Anshuman Khandual , Besar Wicaksono , D Scott Phillips , Easwar Hariharan , Oliver Upton , linux-kernel@vger.kernel.org Subject: [PATCH v3 1/2] arm64: cputype: Add QCOM_CPU_PART_KRYO_3XX_GOLD Date: Thu, 19 Dec 2024 13:11:09 -0800 Message-ID: <20241219131107.v3.1.I18e0288742871393228249a768e5d56ea65d93dc@changeid> X-Mailer: git-send-email 2.47.1.613.gc27f4b7a9f-goog In-Reply-To: <20241219211131.2389091-1-dianders@chromium.org> References: <20241219211131.2389091-1-dianders@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a definition for the Qualcomm Kryo 300-series Gold cores. Reviewed-by: Dmitry Baryshkov Signed-off-by: Douglas Anderson Acked-by: Trilok Soni --- (no changes since v1) arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cput= ype.h index 488f8e751349..c8058f91a5bd 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -119,6 +119,7 @@ #define QCOM_CPU_PART_KRYO 0x200 #define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800 #define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801 +#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802 #define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803 #define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804 #define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805 @@ -195,6 +196,7 @@ #define MIDR_QCOM_KRYO MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO) #define MIDR_QCOM_KRYO_2XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_= PART_KRYO_2XX_GOLD) #define MIDR_QCOM_KRYO_2XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CP= U_PART_KRYO_2XX_SILVER) +#define MIDR_QCOM_KRYO_3XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_= PART_KRYO_3XX_GOLD) #define MIDR_QCOM_KRYO_3XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CP= U_PART_KRYO_3XX_SILVER) #define MIDR_QCOM_KRYO_4XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_= PART_KRYO_4XX_GOLD) #define MIDR_QCOM_KRYO_4XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CP= U_PART_KRYO_4XX_SILVER) --=20 2.47.1.613.gc27f4b7a9f-goog