From nobody Tue Feb 10 02:00:25 2026 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 530591C5CC2 for ; Thu, 19 Dec 2024 20:54:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734641691; cv=none; b=CC0y2MYC40tl657/gOyzngzSNGpDWMtDQmWUzzQYwK9SUIkcg9hDyo8ny5lv5sXgpVfPxuRi/V9k1MTd4aOOsmInIk4pqAj0ppKBBrvPzzT2vUonygEpG2TcXISQ/r0jkmdrihSw3Zhr3wOMkUQrZHZVBHM7Wcy5WMNrHGf1RDk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734641691; c=relaxed/simple; bh=dk6yOhy+In+//VLQ9Xjx9LYbW1IaqEuO8wfTODHuApA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=W35I/LuPEUsPScb4kf62tc8JKYFCUym55cAI2DmOQM8tyRyqk5spInSpWLTcb/lfYY85dZEqczehLRnPFexyhKM64sFg0M4E3YxgZvaVjmFv2X8l71mq6gsrTiqNQo7T9Aj+uqsgJBI4NLdqomac33PKARlmqqxEPZlBkd7SjNQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=Zf1uV8FH; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="Zf1uV8FH" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-2efd81c7ca4so918042a91.2 for ; Thu, 19 Dec 2024 12:54:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1734641690; x=1735246490; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8nYPl8ByRqy7GQGlWB5bDU6INvfmgU7gSd26B40zOKE=; b=Zf1uV8FHilNfsoC/3WAZlS+n4Mh4a6PpZuEMCNHH7UnuxkZNwgxBcSkJQvJz5oa7jf +p1Q8A+dQ2X8cL3lL8VETH+KWSwwJue5DC9baab4eLm6lnOfdgtS4OUQRjTcOh3NwpcE NE1ItHHx3bW0buOZr3TOE/bT6spb8II/XSezw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734641690; x=1735246490; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8nYPl8ByRqy7GQGlWB5bDU6INvfmgU7gSd26B40zOKE=; b=XeJftwScpg+lt2fXED59OOOMIJcZr4mPRFmVObQmGdnLHFb32YMnMFthtUWIUhRlhC KUjIDmMKGYPdtBRURdLcC+HISpYHct+Lds1NhDWU723qx/JPw6XNKaAe4K6BQBGcqRvp lhYmmzviA8f2Ea8Bv1tI5IC4Yp12ApheFT620iIwu4YLLhTkCTjvOJRHyvLN+kSXOus3 Q9/lFs/rNAyVFc4InbNjSQn/ZgzvPJ/nP0zLZax0v2rRG9lDO2lcSjTvfPT1e69CBL3R lmyXI2m1rtIUuMcDADEOjSbMK2PJQMXI4+kE8tFhAC8goG2t0RIunB903wi0bFEITyId kAkg== X-Forwarded-Encrypted: i=1; AJvYcCXTS+Ji+E07v8kV5NbHOrrDDJcmoLpQJ+E/5FEeZWj3ChoWv8D6myytLi4qOG9xTWkRx2n2XP1ScA+J4cs=@vger.kernel.org X-Gm-Message-State: AOJu0YwQl/PcAENo8oD4ptJdDOSTymM2C+zFBPNgEl/bs39PhjSPWRoh yRGP/WFeZfPU36FFaga0eZx7TYfKbOh8LzOPeKYsscnz0VyWrvzISRg9iErYLovxhqs0WvTj3xZ T09Ou X-Gm-Gg: ASbGnctolzJqVO6rbgy6qxYlzQ+7R43/t6Vzo0jwTGq1FsJkR9NVP+s/xPyLGCY2uhk UGFsWIUbMR2o6Kb4s6iafzKHtNrXXsfo3qP/o3XDeRKjOm0Dz1yXZq+aaucwPeFBDYZfWYdQMz5 FzmJl/Ka9d5oL/FHoRXq6zbefPt5M0b+4qnYssXHQrC5KMDlwZlz86SXZkPiiDmlyNCY7TQS9bz po8AEE5rPMlg4H4y66CtSahYhfXdTUGlhKVS16+w1zDwZU0E9/RX4AGISmRS5RXKa8zjKwgSXXe X-Google-Smtp-Source: AGHT+IHwccOicX14rSFcDOJXBtww/CDCMLgDGO2mkaPlpWN8gXB9LCHU0FnM7zfKAT8dE4Ug4VhHdQ== X-Received: by 2002:a17:90b:5487:b0:2ee:f653:9f8e with SMTP id 98e67ed59e1d1-2f452eeda4dmr637078a91.35.1734641689761; Thu, 19 Dec 2024 12:54:49 -0800 (PST) Received: from dianders.sjc.corp.google.com ([2620:15c:9d:2:a8a3:6409:6518:340d]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f2ed644d87sm4126905a91.27.2024.12.19.12.54.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 12:54:49 -0800 (PST) From: Douglas Anderson To: Catalin Marinas , Will Deacon , Mark Rutland Cc: Roxana Bradescu , Julius Werner , bjorn.andersson@oss.qualcomm.com, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, Jeffrey Hugo , Trilok Soni , Douglas Anderson , stable@vger.kernel.org, Anshuman Khandual , Besar Wicaksono , D Scott Phillips , Easwar Hariharan , Oliver Upton , linux-kernel@vger.kernel.org Subject: [PATCH v3 2/3] arm64: cputype: Add MIDR_CORTEX_A76AE Date: Thu, 19 Dec 2024 12:53:22 -0800 Message-ID: <20241219125317.v3.2.I151f3b7ee323bcc3082179b8c60c3cd03308aa94@changeid> X-Mailer: git-send-email 2.47.1.613.gc27f4b7a9f-goog In-Reply-To: <20241219205426.2275508-1-dianders@chromium.org> References: <20241219205426.2275508-1-dianders@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From the TRM, MIDR_CORTEX_A76AE has a partnum of 0xDOE and an implementor of 0x41 (ARM). Add the values. Cc: stable@vger.kernel.org Signed-off-by: Douglas Anderson --- Changes in v3: - New arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cput= ype.h index 488f8e751349..a345628fce51 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -75,6 +75,7 @@ #define ARM_CPU_PART_CORTEX_A76 0xD0B #define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define ARM_CPU_PART_CORTEX_A77 0xD0D +#define ARM_CPU_PART_CORTEX_A76AE 0xD0E #define ARM_CPU_PART_NEOVERSE_V1 0xD40 #define ARM_CPU_PART_CORTEX_A78 0xD41 #define ARM_CPU_PART_CORTEX_A78AE 0xD42 @@ -158,6 +159,7 @@ #define MIDR_CORTEX_A76 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTE= X_A76) #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOV= ERSE_N1) #define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTE= X_A77) +#define MIDR_CORTEX_A76AE MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_COR= TEX_A76AE) #define MIDR_NEOVERSE_V1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOV= ERSE_V1) #define MIDR_CORTEX_A78 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTE= X_A78) #define MIDR_CORTEX_A78AE MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_COR= TEX_A78AE) --=20 2.47.1.613.gc27f4b7a9f-goog