From nobody Fri Dec 19 04:55:54 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3B6A1226531 for ; Thu, 19 Dec 2024 16:11:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624683; cv=none; b=F2WOCWK39k1vGBxmkieOj+GUtyptlXEFX4Y+C/Y47n9MTq4jUfwy5CdVqTUIiFRZjKwuPm4dL4s17sBc8zdmM/crQpN/Y9+TMoCm58DS0O8ZvR9zNyxF1JAs/MV/QmBkusjWXzgLqAoFPJeX5kCjhT6+v5KAO3uy92tUn/VqLds= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624683; c=relaxed/simple; bh=qzl73SqeHEJIp8AO2Ug4uHTZxUacawa2/mg58hiU7fM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hXoVcKkVuvQvl58BI/0ByLpFfFb3YpMdtl4XYXsnUPbzZLW8hVe8gs7GmmWQgwRHuMICuAKj70Rws66tWWQvYdulCcICZpp3hkyAvzTDlzXKe/C+iOq/pQVKptgppZtysoH5EXG7xrb8sWtA0RUwdjpboXz6G8CjodktGhax1ko= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=TTyVxQXG; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="TTyVxQXG" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-436637e8c8dso5445165e9.1 for ; Thu, 19 Dec 2024 08:11:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1734624679; x=1735229479; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=eylymrfi7tAywmSnUEo3ZHKuoD67G+9IIxMiDlaE1Nw=; b=TTyVxQXGs1Xuw6EjV2yP29vbBqPxoll+bO8EALL7MM0aTIDHTjgx0SXPcuqfwXwMCP yKIeJCF2tiEdqGqKkpi1UI6Ofcu0VFtxbkAYe9rCWuvx4ryyvTNyJNCMdOwBDpYKL7L9 lTjcBw5ydupRc/gW3r8DcevH24jlavpJgIXQ4/M7NGHDf+geM9jsqf1LIox8jlg3nkyx WyXvI9m/JvRkqRK1uRdJ3cbF1aXP7/dxt5Sc7nLGTC6H0IwhNO/BMWEmk0nQG2465UtK znYB7UUwcnPhLngj/7sNoZ1JTMqTIMgsa1JVlwJ0gp8RCO1whoxvpgzLjXsNzNvMeP3w w7eQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734624679; x=1735229479; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eylymrfi7tAywmSnUEo3ZHKuoD67G+9IIxMiDlaE1Nw=; b=rRo8QnevYIx4yQHCS450XI0Kr2iIvSToexb43xlBNeyXzTQcOaEAfmisG1vbphxKZh tkw/L6v9nnO/c40TL0SPINN7KyGXBhesW6Juul4Fvj16YCJUDmG9MYutsZ3aKDU2WsBt y7NLor/iHYdx28zV2komkQtTdtpuzOyOxJnK4yfp8Bvr9racX1ullu78VxLRKf3163QL JQhpib0xjLgMvPr74e8H0EChJWaZejkvDCPivdaog5siCF+i3nxk2Wz9guReC2C/i/Zx P5Un42ezQZ165IyZwaMT2KILjd8qc4uF027Tzq8DzXLfXxPjIUBSWyzbkO5qR+KD1tjk mz2A== X-Forwarded-Encrypted: i=1; AJvYcCWQW/BiXLa+TKIZzbHkbEtE5MPrAjAJcKnGBQ5Tz5+sZaykt2PCTvmSdRJhpooHdT1sEyEqjf6Q9II1UHg=@vger.kernel.org X-Gm-Message-State: AOJu0YwoJloIJ/KcDlhqXZNy9NGFTKaGM03thk5Q22cgDTlaDEq64/mg pISM65H//VEyLKxUqrHzl2J2WhOHvTmkGWyU+YXhzjV1aNyy/vWZKaUsThBS3o0= X-Gm-Gg: ASbGncuC2Uaw1kbdaisJlcaHvzuKgma4mMBn/P3+jdF9fC3d3sKa1fGYdPiSWOGxqA1 3jR1/comfi7Q+/hzyksqwKjNe10PVo8jig40i7+hI3jduAn9RTwMeUSzByTQj45rvBYz6XehDQv oO1PL7ggQgd0546q2nWeMNvLO895UdpSOlgwEQj8eSEK4MOTq+VDOVzlKYSwV6mPQSkKJTdk+tz gtxjAfol1XUlt7aa1SVRUeQ0/5A3TWSpU7K/2Or5FVJw/E62sMD3dN1v7yEG8Cmovo3XcBX29oy Jy+tqijQ82QHJID4Faa31GM0Gx191xTyKvlDdw== X-Google-Smtp-Source: AGHT+IE8jrwkzEMiWTfzu00TpiSBHgvNmtSxtLr8WHg4BFFgCNIogP4FICHyllOErSa6VWRsGTv9/Q== X-Received: by 2002:a05:600c:3b22:b0:431:5632:448b with SMTP id 5b1f17b1804b1-43655400afdmr60143905e9.25.1734624679459; Thu, 19 Dec 2024 08:11:19 -0800 (PST) Received: from [127.0.0.1] (amontpellier-556-1-148-206.w109-210.abo.wanadoo.fr. [109.210.4.206]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm57526225e9.33.2024.12.19.08.11.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 08:11:19 -0800 (PST) From: Esteban Blanc Date: Thu, 19 Dec 2024 17:10:36 +0100 Subject: [PATCH v2 1/6] dt-bindings: iio: adc: add ADI ad4030, ad4630 and ad4632 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241219-eblanc-ad4630_v1-v2-1-f36e55907bf5@baylibre.com> References: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> In-Reply-To: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , =?utf-8?q?Nuno_S=C3=A1?= , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet Cc: Michael Hennerich , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Esteban Blanc , Conor Dooley X-Mailer: b4 0.14.2 This adds a binding specification for the Analog Devices Inc. AD4030, AD4630 and AD4632 families of ADCs. - ad4030-24 is a 1 channel SAR ADC with 24 bits of precision and a sampling rate of 2M samples per second - ad4032-24 is a 1 channel SAR ADC with 24 bits of precision and a sampling rate of 500K samples per second - ad4630-16 is a 2 channels SAR ADC with 16 bits of precision and a sampling rate of 2M samples per second - ad4630-24 is a 2 channels SAR ADC with 24 bits of precision and a sampling rate of 2M samples per second - ad4632-16 is a 2 channels SAR ADC with 16 bits of precision and a sampling rate of 500K samples per second - ad4632-24 is a 2 channels SAR ADC with 24 bits of precision and a sampling rate of 500K samples per second Reviewed-by: Conor Dooley Signed-off-by: Esteban Blanc --- .../devicetree/bindings/iio/adc/adi,ad4030.yaml | 111 +++++++++++++++++= ++++ MAINTAINERS | 9 ++ 2 files changed, 120 insertions(+) diff --git a/Documentation/devicetree/bindings/iio/adc/adi,ad4030.yaml b/Do= cumentation/devicetree/bindings/iio/adc/adi,ad4030.yaml new file mode 100644 index 0000000000000000000000000000000000000000..cef2dc1eefb9126f836794c742b= 9e471a847296a --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/adi,ad4030.yaml @@ -0,0 +1,111 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2024 Analog Devices Inc. +# Copyright 2024 BayLibre, SAS. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/adi,ad4030.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Analog Devices AD4030 and AD4630 ADC families + +maintainers: + - Michael Hennerich + - Nuno Sa + +description: | + Analog Devices AD4030 single channel and AD4630/AD4632 dual channel prec= ision + SAR ADC families + + * https://www.analog.com/media/en/technical-documentation/data-sheets/ad= 4030-24-4032-24.pdf + * https://www.analog.com/media/en/technical-documentation/data-sheets/ad= 4630-24_ad4632-24.pdf + * https://www.analog.com/media/en/technical-documentation/data-sheets/ad= 4630-16-4632-16.pdf + +properties: + compatible: + enum: + - adi,ad4030-24 + - adi,ad4032-24 + - adi,ad4630-16 + - adi,ad4630-24 + - adi,ad4632-16 + - adi,ad4632-24 + + reg: + maxItems: 1 + + spi-max-frequency: + maximum: 102040816 + + spi-rx-bus-width: + enum: [1, 2, 4] + + vdd-5v-supply: true + vdd-1v8-supply: true + vio-supply: true + + ref-supply: + description: + Optional External unbuffered reference. Used when refin-supply is not + connected. + + refin-supply: + description: + Internal buffered Reference. Used when ref-supply is not connected. + + cnv-gpios: + description: + The Convert Input (CNV). It initiates the sampling conversions. + maxItems: 1 + + reset-gpios: + description: + The Reset Input (/RST). Used for asynchronous device reset. + maxItems: 1 + + interrupts: + description: + The BUSY pin is used to signal that the conversions results are avai= lable + to be transferred when in SPI Clocking Mode. This nodes should be + connected to an interrupt that is triggered when the BUSY line goes = low. + maxItems: 1 + + interrupt-names: + const: busy + +required: + - compatible + - reg + - vdd-5v-supply + - vdd-1v8-supply + - vio-supply + - cnv-gpios + +oneOf: + - required: + - ref-supply + - required: + - refin-supply + +unevaluatedProperties: false + +examples: + - | + #include + + spi { + #address-cells =3D <1>; + #size-cells =3D <0>; + + adc@0 { + compatible =3D "adi,ad4030-24"; + reg =3D <0>; + spi-max-frequency =3D <80000000>; + vdd-5v-supply =3D <&supply_5V>; + vdd-1v8-supply =3D <&supply_1_8V>; + vio-supply =3D <&supply_1_8V>; + ref-supply =3D <&supply_5V>; + cnv-gpios =3D <&gpio0 0 GPIO_ACTIVE_HIGH>; + reset-gpios =3D <&gpio0 1 GPIO_ACTIVE_LOW>; + }; + }; + diff --git a/MAINTAINERS b/MAINTAINERS index 1e930c7a58b13d8bbe6bf133ba7b36aa24c2b5e0..f17ead8c1e7b9abd2ae406494a2= 4e117fb76435a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1274,6 +1274,15 @@ F: Documentation/devicetree/bindings/iio/adc/adi,ad4= 000.yaml F: Documentation/iio/ad4000.rst F: drivers/iio/adc/ad4000.c =20 +AD4030 ADC DRIVER (AD4030-24/AD4630-16/AD4630-24/AD4632-16/AD4632-24) +M: Michael Hennerich +M: Nuno S=C3=A1 +R: Esteban Blanc +L: linux-iio@vger.kernel.org +S: Supported +W: https://ez.analog.com/linux-software-drivers +F: Documentation/devicetree/bindings/iio/adc/adi,ad4030.yaml + ANALOG DEVICES INC AD4130 DRIVER M: Cosmin Tanislav L: linux-iio@vger.kernel.org --=20 2.47.0 From nobody Fri Dec 19 04:55:54 2025 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 68775226548 for ; Thu, 19 Dec 2024 16:11:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624686; cv=none; b=ePxsFqAty+Y0igtpCj4ypbwshTp8s2N7ssyoSinKG33IlBTGDFIXVMTSRsH0SDCMSToaS8sDw/PnWZY2kxTMxlvRzdS8Fp0Hvj/XSFdNTIvzGBM8qZRV+tjDg+nCwk2Xn0WfEtpJ/YICNEuQIB0z6PnijSMGaUS5qXB0ak5eOoM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624686; c=relaxed/simple; bh=J7doGYP7ZgcDwJuHzKaSMotnBb+cqD+UTBcit8N8u0U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=V1z6wIC7T/pgEHxKNAtZFHNPat/Xrdos4Bv/gpUlAf2qRT+pLHXNrRXT3JPrw4Lm98KutT8c9hKtjVCBayN9Fr64Yag7BR4/BFYpDW2NVrhTLAhapf60gqcgYza2pGLZpM6DPZnGA2EKze+Wp78Q3v7SH9+I8H8J0P0W4hWi8MU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=Ai+U4N10; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="Ai+U4N10" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-385ef8b64b3so741973f8f.0 for ; Thu, 19 Dec 2024 08:11:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1734624681; x=1735229481; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qQVfPqm3nyYjI9Lvzn0LGF2ysMLhx4kmeaEzga0n7I8=; b=Ai+U4N10RIKjte1Numc9V33IOusdK6rNNWtFE2/jtxj9nQnvFqvnYsv5B73P7E6/0j ggw3enS2jiXKcybuaqBqqeUTFxl6jlUo2SN1m05LWKL9LjhfBawC0akNnscdJZDV3Xp6 JSy5cEQKUZ2OZxBwsT9lNtPG+ViGVp4VZQa6c3wu/q40WPRW+sCwo7o86//6+hok+pvx gNKyKyvOK0wr0+xXNxn2ULM21E8LyAVSMZe2jfVFZSL+7huovotdOPpOKvW2egOuttPX i5BMMuR1cbsyKdfBV6R8BvVKtNylbozn2jQPNfjwZu7OvRK+SvprZEzSyBi5nJgUhv8m Gprg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734624681; x=1735229481; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qQVfPqm3nyYjI9Lvzn0LGF2ysMLhx4kmeaEzga0n7I8=; b=AEJXIin2Wu/2JdfodZPv1KEOeZc++EjndeWFHEuDuRVr36pbBvQ8eBkmu+xajf+euQ J0Yq+dOx3yohxO+tUQWCw9dQR06Mj7rdWOQ9+qEt42f0RkJMNhfRlGD4a+PoxC6oXjo7 9Ce4wskT0c4ls4vhvr3oCTWh2O92Qsr45XAcz/JUxxjBQ826X+WpHVNf4q+33xclQJOB zzNsHE4jNapO2XrdZq7xHp64PM+hmfRUr1QRT3ok/jYt47wWg6PH7SCsjmNOet46tX8x bRwk7DZr234KkE9k2gsaxiXnLNyjVStWBIe8ixza3mWqJpyfXteXDZOM9FRzQh0Cr9QN pHFA== X-Forwarded-Encrypted: i=1; AJvYcCVb/eWwi9LTkj89VggytD7ZwRvweGVgofEovYTmZ0CXoIW6niLldUGQo9NGivz95lOLt9d0PcgMVIKedjc=@vger.kernel.org X-Gm-Message-State: AOJu0Yxvz+iPWJHcCJzfi1yVvr3tqxRMWub1Llikg/G/D0MulNPFbNEa ixUx29au6AYCeVhRuej+e8dqMR8h8vVORxqwVaAa5+b7GrOuVB0gbjYRHU++BJk= X-Gm-Gg: ASbGncv9SBaggwamORfghdt3+z1ipUgvGu/gT/YUL+IZVMHrBu4Y5At+CuZHFEoSmqY +Noc68eOlRSY82r+++DUr8PebYjfhDdGoBD0lbija8WGcS7rrX7o6zvLHPp0+gaukuF98+VIXjE CUDkT6F7hI3V0kFHtO8Gplctu9yy668MlMebr3I9+S4IyoruE5aJUYuub/z+iqN5sOZP+URPGwI BjROfiCyjl0aIDG06htSZELzBOBAQ+S1bqp1h1juczBMnu+2dSKploZO7byzfvpTLKwrhqEMgLu PHgMGc/r4sQ0SVuOI3XiQDO4/dRPNYUhfUrA7w== X-Google-Smtp-Source: AGHT+IE2EN5k+UdemwGHeSSPC/JC8KnRsmXV9AB0BRIAscdtB0Jjmay6u97AwGSbltBxQqCGxnEAMQ== X-Received: by 2002:a05:6000:1ac8:b0:386:1cd3:8a08 with SMTP id ffacd0b85a97d-388e4d2f493mr6612305f8f.5.1734624680409; Thu, 19 Dec 2024 08:11:20 -0800 (PST) Received: from [127.0.0.1] (amontpellier-556-1-148-206.w109-210.abo.wanadoo.fr. [109.210.4.206]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm57526225e9.33.2024.12.19.08.11.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 08:11:20 -0800 (PST) From: Esteban Blanc Date: Thu, 19 Dec 2024 17:10:37 +0100 Subject: [PATCH v2 2/6] iio: adc: ad4030: add driver for ad4030-24 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241219-eblanc-ad4630_v1-v2-2-f36e55907bf5@baylibre.com> References: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> In-Reply-To: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , =?utf-8?q?Nuno_S=C3=A1?= , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet Cc: Michael Hennerich , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Esteban Blanc X-Mailer: b4 0.14.2 This adds a new driver for the Analog Devices INC. AD4030-24 ADC. The driver implements basic support for the AD4030-24 1 channel differential ADC with hardware gain and offset control. Signed-off-by: Esteban Blanc --- MAINTAINERS | 1 + drivers/iio/adc/Kconfig | 14 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/ad4030.c | 926 +++++++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 942 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index f17ead8c1e7b9abd2ae406494a24e117fb76435a..943c48fc0a75f475049758cf379= 1ba6d19748a63 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1282,6 +1282,7 @@ L: linux-iio@vger.kernel.org S: Supported W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/iio/adc/adi,ad4030.yaml +F: drivers/iio/adc/ad4030.c =20 ANALOG DEVICES INC AD4130 DRIVER M: Cosmin Tanislav diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 849c90203071a77ec7d94cec06d4378ece44440b..9677343a3269db6405dfdd4e938= 423806c891b47 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -33,6 +33,20 @@ config AD4000 To compile this driver as a module, choose M here: the module will be called ad4000. =20 +config AD4030 + tristate "Analog Devices AD4030 ADC Driver" + depends on SPI + depends on GPIOLIB + select REGMAP + select IIO_BUFFER + select IIO_TRIGGERED_BUFFER + help + Say yes here to build support for Analog Devices AD4030 and AD4630 high= speed + SPI analog to digital converters (ADC). + + To compile this driver as a module, choose M here: the module will be + called ad4030. + config AD4130 tristate "Analog Device AD4130 ADC Driver" depends on SPI diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index ee19afba62b7fe0a68309c16f3581d98c5b8f653..326536bb672da3d6229b66af138= 74d122b2f7b94 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -7,6 +7,7 @@ obj-$(CONFIG_AB8500_GPADC) +=3D ab8500-gpadc.o obj-$(CONFIG_AD_SIGMA_DELTA) +=3D ad_sigma_delta.o obj-$(CONFIG_AD4000) +=3D ad4000.o +obj-$(CONFIG_AD4030) +=3D ad4030.o obj-$(CONFIG_AD4130) +=3D ad4130.o obj-$(CONFIG_AD4695) +=3D ad4695.o obj-$(CONFIG_AD7091R) +=3D ad7091r-base.o diff --git a/drivers/iio/adc/ad4030.c b/drivers/iio/adc/ad4030.c new file mode 100644 index 0000000000000000000000000000000000000000..feb98a0fdbeb3e48cd356d817a5= dda6d23f5ed3f --- /dev/null +++ b/drivers/iio/adc/ad4030.c @@ -0,0 +1,926 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Analog Devices AD4030 and AD4630 ADC family driver. + * + * Copyright 2024 Analog Devices, Inc. + * Copyright 2024 BayLibre, SAS + * + * based on code from: + * Analog Devices, Inc. + * Sergiu Cuciurean + * Nuno Sa + * Marcelo Schmitt + * Liviu Adace + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define AD4030_REG_INTERFACE_CONFIG_A 0x00 +#define AD4030_REG_INTERFACE_CONFIG_A_SW_RESET (BIT(0) | BIT(7)) +#define AD4030_REG_INTERFACE_CONFIG_B 0x01 +#define AD4030_REG_DEVICE_CONFIG 0x02 +#define AD4030_REG_CHIP_TYPE 0x03 +#define AD4030_REG_PRODUCT_ID_L 0x04 +#define AD4030_REG_PRODUCT_ID_H 0x05 +#define AD4030_REG_CHIP_GRADE 0x06 +#define AD4030_REG_CHIP_GRADE_AD4030_24_GRADE 0x10 +#define AD4030_REG_CHIP_GRADE_MASK_CHIP_GRADE GENMASK(7, 3) +#define AD4030_REG_SCRATCH_PAD 0x0A +#define AD4030_REG_SPI_REVISION 0x0B +#define AD4030_REG_VENDOR_L 0x0C +#define AD4030_REG_VENDOR_H 0x0D +#define AD4030_REG_STREAM_MODE 0x0E +#define AD4030_REG_INTERFACE_CONFIG_C 0x10 +#define AD4030_REG_INTERFACE_STATUS_A 0x11 +#define AD4030_REG_EXIT_CFG_MODE 0x14 +#define AD4030_REG_EXIT_CFG_MODE_EXIT_MSK BIT(0) +#define AD4030_REG_AVG 0x15 +#define AD4030_REG_AVG_MASK_AVG_SYNC BIT(7) +#define AD4030_REG_AVG_MASK_AVG_VAL GENMASK(4, 0) +#define AD4030_REG_OFFSET_X0_0 0x16 +#define AD4030_REG_OFFSET_X0_1 0x17 +#define AD4030_REG_OFFSET_X0_2 0x18 +#define AD4030_REG_OFFSET_X1_0 0x19 +#define AD4030_REG_OFFSET_X1_1 0x1A +#define AD4030_REG_OFFSET_X1_2 0x1B +#define AD4030_REG_OFFSET_BYTES_NB 3 +#define AD4030_REG_OFFSET_CHAN(ch) (AD4030_REG_OFFSET_X0_2 + \ + (AD4030_REG_OFFSET_BYTES_NB * \ + (ch))) +#define AD4030_REG_GAIN_X0_LSB 0x1C +#define AD4030_REG_GAIN_X0_MSB 0x1D +#define AD4030_REG_GAIN_X1_LSB 0x1E +#define AD4030_REG_GAIN_X1_MSB 0x1F +#define AD4030_REG_GAIN_MAX_GAIN 1999970 +#define AD4030_REG_GAIN_BYTES_NB 2 +#define AD4030_REG_GAIN_CHAN(ch) (AD4030_REG_GAIN_X0_MSB + \ + (AD4030_REG_GAIN_BYTES_NB * \ + (ch))) +#define AD4030_REG_MODES 0x20 +#define AD4030_REG_MODES_MASK_OUT_DATA_MODE GENMASK(2, 0) +#define AD4030_REG_MODES_MASK_LANE_MODE GENMASK(7, 6) +#define AD4030_REG_OSCILATOR 0x21 +#define AD4030_REG_IO 0x22 +#define AD4030_REG_IO_MASK_IO2X BIT(1) +#define AD4030_REG_PAT0 0x23 +#define AD4030_REG_PAT1 0x24 +#define AD4030_REG_PAT2 0x25 +#define AD4030_REG_PAT3 0x26 +#define AD4030_REG_DIG_DIAG 0x34 +#define AD4030_REG_DIG_ERR 0x35 + +/* Sequence starting with "1 0 1" to enable reg access */ +#define AD4030_REG_ACCESS 0xA0 + +#define AD4030_MAX_IIO_SAMPLE_SIZE_BUFFERED BITS_TO_BYTES(64) +#define AD4030_MAX_HARDWARE_CHANNEL_NB 2 +#define AD4030_MAX_IIO_CHANNEL_NB 5 +#define AD4030_SINGLE_COMMON_BYTE_CHANNELS_MASK 0b10 +/* + * This accounts for 1 sample per channel plus one s64 for the timestamp, + * aligned on a s64 boundary + */ +#define AD4030_MAXIMUM_RX_BUFFER_SIZE \ + (ALIGN(AD4030_MAX_IIO_SAMPLE_SIZE_BUFFERED * \ + AD4030_MAX_HARDWARE_CHANNEL_NB, \ + sizeof(s64)) + sizeof(s64)) + +#define AD4030_VREF_MIN_UV (4096 * MILLI) +#define AD4030_VREF_MAX_UV (5000 * MILLI) +#define AD4030_VIO_THRESHOLD_UV (1400 * MILLI) + +#define AD4030_SPI_MAX_XFER_LEN 8 +#define AD4030_SPI_MAX_REG_XFER_SPEED (80 * MEGA) +#define AD4030_TCNVH_NS 10 +#define AD4030_TCNVL_NS 20 +#define AD4030_TCYC_NS 500 +#define AD4030_TCYC_ADJUSTED_NS (AD4030_TCYC_NS - AD4030_TCNVL_NS) +#define AD4030_TRESET_PW_NS 50 + +enum ad4030_out_mode { + AD4030_OUT_DATA_MD_DIFF, + AD4030_OUT_DATA_MD_16_DIFF_8_COM, + AD4030_OUT_DATA_MD_24_DIFF_8_COM, + AD4030_OUT_DATA_MD_30_AVERAGED_DIFF, + AD4030_OUT_DATA_MD_32_PATTERN +}; + +struct ad4030_chip_info { + const char *name; + const unsigned long *available_masks; + const struct iio_chan_spec channels[AD4030_MAX_IIO_CHANNEL_NB]; + u8 grade; + u8 precision_bits; + /* Number of hardware channels */ + int num_voltage_inputs; + unsigned int tcyc_ns; +}; + +struct ad4030_state { + struct spi_device *spi; + struct regmap *regmap; + const struct ad4030_chip_info *chip; + struct gpio_desc *cnv_gpio; + int vref_uv; + int vio_uv; + int offset_avail[3]; + enum ad4030_out_mode mode; + + /* + * DMA (thus cache coherency maintenance) requires the transfer buffers + * to live in their own cache lines. + */ + u8 tx_data[AD4030_SPI_MAX_XFER_LEN] __aligned(IIO_DMA_MINALIGN); + union { + u8 raw[AD4030_MAXIMUM_RX_BUFFER_SIZE]; + struct { + s32 diff; + u8 common; + }; + } rx_data; +}; + +/* + * For a chip with 2 hardware channel this will be used to create 2 common= -mode + * channels: + * - voltage4 + * - voltage5 + * As the common-mode channels are after the differential ones, we compute= the + * channel number like this: + * - _idx is the scan_index (the order in the output buffer) + * - _ch is the hardware channel number this common-mode channel is related + * - _idx - _ch gives us the number of channel in the chip + * - _idx - _ch * 2 is the starting number of the common-mode channels, si= nce + * for each differential channel there is a common-mode channel + * - _idx - _ch * 2 + _ch gives the channel number for this specific commo= n-mode + * channel + */ +#define AD4030_CHAN_CMO(_idx, _ch) { \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW) | \ + BIT(IIO_CHAN_INFO_SCALE), \ + .type =3D IIO_VOLTAGE, \ + .indexed =3D 1, \ + .address =3D (_ch), \ + .channel =3D ((_idx) - (_ch)) * 2 + (_ch), \ + .scan_index =3D (_idx), \ + .scan_type =3D { \ + .sign =3D 'u', \ + .storagebits =3D 8, \ + .realbits =3D 8, \ + .endianness =3D IIO_BE, \ + }, \ +} + +/* + * For a chip with 2 hardware channel this will be used to create 2 differ= ential + * channels: + * - voltage0-voltage1 + * - voltage2-voltage3 + */ +#define AD4030_CHAN_DIFF(_idx, _storage, _real, _shift) { \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_SCALE) | \ + BIT(IIO_CHAN_INFO_CALIBSCALE) | \ + BIT(IIO_CHAN_INFO_CALIBBIAS) | \ + BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_separate_available =3D BIT(IIO_CHAN_INFO_CALIBBIAS) | \ + BIT(IIO_CHAN_INFO_CALIBSCALE), \ + .type =3D IIO_VOLTAGE, \ + .indexed =3D 1, \ + .address =3D (_idx), \ + .channel =3D (_idx) * 2, \ + .channel2 =3D (_idx) * 2 + 1, \ + .scan_index =3D (_idx), \ + .differential =3D true, \ + .scan_type =3D { \ + .sign =3D 's', \ + .storagebits =3D _storage, \ + .realbits =3D _real, \ + .shift =3D _shift, \ + .endianness =3D IIO_BE, \ + }, \ +} + +static int ad4030_spi_read(void *context, const void *reg, size_t reg_size, + void *val, size_t val_size) +{ + int ret; + struct ad4030_state *st =3D context; + struct spi_transfer xfer =3D { + .tx_buf =3D st->tx_data, + .rx_buf =3D st->rx_data.raw, + .len =3D reg_size + val_size, + .speed_hz =3D AD4030_SPI_MAX_REG_XFER_SPEED, + }; + + if (xfer.len > ARRAY_SIZE(st->tx_data) || + xfer.len > ARRAY_SIZE(st->rx_data.raw)) + return -EINVAL; + + memset(st->tx_data, 0, ARRAY_SIZE(st->tx_data)); + memcpy(st->tx_data, reg, reg_size); + + ret =3D spi_sync_transfer(st->spi, &xfer, 1); + if (ret) + return ret; + + memcpy(val, &st->rx_data.raw[reg_size], val_size); + + return ret; +} + +static int ad4030_spi_write(void *context, const void *data, size_t count) +{ + struct ad4030_state *st =3D context; + + struct spi_transfer xfer =3D { + .tx_buf =3D st->tx_data, + .len =3D count, + .speed_hz =3D AD4030_SPI_MAX_REG_XFER_SPEED, + }; + + if (count > ARRAY_SIZE(st->tx_data)) + return -EINVAL; + + memcpy(st->tx_data, data, count); + + return spi_sync_transfer(st->spi, &xfer, 1); +} + +static const struct regmap_bus ad4030_regmap_bus =3D { + .read =3D ad4030_spi_read, + .write =3D ad4030_spi_write, + .reg_format_endian_default =3D REGMAP_ENDIAN_BIG, +}; + +static const struct regmap_range ad4030_regmap_rd_range[] =3D { + regmap_reg_range(AD4030_REG_INTERFACE_CONFIG_A, AD4030_REG_CHIP_GRADE), + regmap_reg_range(AD4030_REG_SCRATCH_PAD, AD4030_REG_STREAM_MODE), + regmap_reg_range(AD4030_REG_INTERFACE_CONFIG_C, + AD4030_REG_INTERFACE_STATUS_A), + regmap_reg_range(AD4030_REG_EXIT_CFG_MODE, AD4030_REG_PAT3), + regmap_reg_range(AD4030_REG_DIG_DIAG, AD4030_REG_DIG_ERR), +}; + +static const struct regmap_range ad4030_regmap_wr_range[] =3D { + regmap_reg_range(AD4030_REG_CHIP_TYPE, AD4030_REG_CHIP_GRADE), + regmap_reg_range(AD4030_REG_SPI_REVISION, AD4030_REG_VENDOR_H), +}; + +static const struct regmap_access_table ad4030_regmap_rd_table =3D { + .yes_ranges =3D ad4030_regmap_rd_range, + .n_yes_ranges =3D ARRAY_SIZE(ad4030_regmap_rd_range), +}; + +static const struct regmap_access_table ad4030_regmap_wr_table =3D { + .no_ranges =3D ad4030_regmap_wr_range, + .n_no_ranges =3D ARRAY_SIZE(ad4030_regmap_wr_range), +}; + +static const struct regmap_config ad4030_regmap_config =3D { + .reg_bits =3D 16, + .val_bits =3D 8, + .read_flag_mask =3D 0x80, + .rd_table =3D &ad4030_regmap_rd_table, + .wr_table =3D &ad4030_regmap_wr_table, + .max_register =3D AD4030_REG_DIG_ERR, +}; + +static int ad4030_enter_config_mode(struct ad4030_state *st) +{ + st->tx_data[0] =3D AD4030_REG_ACCESS; + + struct spi_transfer xfer =3D { + .tx_buf =3D st->tx_data, + .len =3D 1, + .speed_hz =3D AD4030_SPI_MAX_REG_XFER_SPEED, + }; + + return spi_sync_transfer(st->spi, &xfer, 1); +} + +static int ad4030_exit_config_mode(struct ad4030_state *st) +{ + return regmap_write(st->regmap, AD4030_REG_EXIT_CFG_MODE, + AD4030_REG_EXIT_CFG_MODE_EXIT_MSK); +} + +static int ad4030_get_chan_scale(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, + int *val2) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + if (chan->differential) { + *val =3D (st->vref_uv * 2) / MILLI; + *val2 =3D st->chip->precision_bits; + return IIO_VAL_FRACTIONAL_LOG2; + } + + *val =3D st->vref_uv / 256; + return IIO_VAL_INT; +} + +static int ad4030_get_chan_calibscale(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, + int *val2) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + u16 gain; + int ret; + + ret =3D regmap_bulk_read(st->regmap, AD4030_REG_GAIN_CHAN(chan->address), + st->rx_data.raw, AD4030_REG_GAIN_BYTES_NB); + if (ret) + return ret; + + gain =3D get_unaligned_be16(st->rx_data.raw); + + /* From datasheet: multiplied output =3D input =C3=97 gain word/0x8000 */ + *val =3D gain / 0x8000; + *val2 =3D mul_u64_u32_div(gain % 0x8000, NANO, 0x8000); + + return IIO_VAL_INT_PLUS_NANO; +} + +/* Returns the offset where 1 LSB =3D (VREF/2^precision_bits - 1)/gain */ +static int ad4030_get_chan_calibbias(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + int ret; + + ret =3D regmap_bulk_read(st->regmap, + AD4030_REG_OFFSET_CHAN(chan->address), + st->rx_data.raw, AD4030_REG_OFFSET_BYTES_NB); + if (ret) + return ret; + + switch (st->chip->precision_bits) { + case 16: + *val =3D sign_extend32(get_unaligned_be16(st->rx_data.raw), 15); + return IIO_VAL_INT; + + case 24: + *val =3D sign_extend32(get_unaligned_be24(st->rx_data.raw), 23); + return IIO_VAL_INT; + + default: + return -EINVAL; + } +} + +static int ad4030_set_chan_calibscale(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int gain_int, + int gain_frac) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + u64 gain; + + if (gain_int < 0 || gain_frac < 0) + return -EINVAL; + + gain =3D mul_u32_u32(gain_int, MICRO) + gain_frac; + + if (gain > AD4030_REG_GAIN_MAX_GAIN) + return -EINVAL; + + put_unaligned_be16(DIV_ROUND_CLOSEST_ULL(gain * 0x8000, MICRO), + st->tx_data); + + return regmap_bulk_write(st->regmap, + AD4030_REG_GAIN_CHAN(chan->address), + st->tx_data, AD4030_REG_GAIN_BYTES_NB); +} + +static int ad4030_set_chan_calibbias(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int offset) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + if (offset < st->offset_avail[0] || offset > st->offset_avail[2]) + return -EINVAL; + + st->tx_data[2] =3D 0; + + switch (st->chip->precision_bits) { + case 16: + put_unaligned_be16(offset, st->tx_data); + break; + + case 24: + put_unaligned_be24(offset, st->tx_data); + break; + + default: + return -EINVAL; + } + + return regmap_bulk_write(st->regmap, + AD4030_REG_OFFSET_CHAN(chan->address), + st->tx_data, AD4030_REG_OFFSET_BYTES_NB); +} + +static bool ad4030_is_common_byte_asked(struct ad4030_state *st, + unsigned int mask) +{ + return mask & AD4030_SINGLE_COMMON_BYTE_CHANNELS_MASK; +} + +static int ad4030_set_mode(struct iio_dev *indio_dev, unsigned long mask) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + if (ad4030_is_common_byte_asked(st, mask)) + st->mode =3D AD4030_OUT_DATA_MD_24_DIFF_8_COM; + else + st->mode =3D AD4030_OUT_DATA_MD_DIFF; + + return regmap_update_bits(st->regmap, AD4030_REG_MODES, + AD4030_REG_MODES_MASK_OUT_DATA_MODE, + st->mode); +} + +static int ad4030_conversion(struct iio_dev *indio_dev) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + const struct iio_scan_type scan_type =3D indio_dev->channels->scan_type; + unsigned char diff_realbytes =3D BITS_TO_BYTES(scan_type.realbits); + unsigned int bytes_to_read; + int ret; + + /* Number of bytes for one differential channel */ + bytes_to_read =3D diff_realbytes; + /* Add one byte if we are using a differential + common byte mode */ + bytes_to_read +=3D (st->mode =3D=3D AD4030_OUT_DATA_MD_24_DIFF_8_COM || + st->mode =3D=3D AD4030_OUT_DATA_MD_16_DIFF_8_COM) ? 1 : 0; + /* Mulitiply by the number of hardware channels */ + bytes_to_read *=3D st->chip->num_voltage_inputs; + + gpiod_set_value_cansleep(st->cnv_gpio, 1); + ndelay(AD4030_TCNVH_NS); + gpiod_set_value_cansleep(st->cnv_gpio, 0); + ndelay(st->chip->tcyc_ns); + + ret =3D spi_read(st->spi, st->rx_data.raw, bytes_to_read); + if (ret) + return ret; + + if (st->mode !=3D AD4030_OUT_DATA_MD_24_DIFF_8_COM) + return 0; + + st->rx_data.common =3D st->rx_data.raw[diff_realbytes]; + + return 0; +} + +static int ad4030_single_conversion(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, int *val) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + int ret; + + ret =3D ad4030_set_mode(indio_dev, BIT(chan->scan_index)); + if (ret) + return ret; + + ret =3D ad4030_exit_config_mode(st); + if (ret) + goto out_error; + + ret =3D ad4030_conversion(indio_dev); + if (ret) + goto out_error; + + if (chan->differential) + *val =3D st->rx_data.diff; + else + *val =3D st->rx_data.common; + + ad4030_enter_config_mode(st); + + return IIO_VAL_INT; + +out_error: + ad4030_enter_config_mode(st); + + return ret; +} + +static irqreturn_t ad4030_trigger_handler(int irq, void *p) +{ + struct iio_poll_func *pf =3D p; + struct iio_dev *indio_dev =3D pf->indio_dev; + struct ad4030_state *st =3D iio_priv(indio_dev); + int ret; + + ret =3D ad4030_conversion(indio_dev); + if (ret) + goto out; + + iio_push_to_buffers_with_timestamp(indio_dev, st->rx_data.raw, + pf->timestamp); + +out: + iio_trigger_notify_done(indio_dev->trig); + + return IRQ_HANDLED; +} + +static const int ad4030_gain_avail[3][2] =3D { + { 0, 0 }, + { 0, 30518 }, + { 1, 999969482 }, +}; + +static int ad4030_read_avail(struct iio_dev *indio_dev, + struct iio_chan_spec const *channel, + const int **vals, int *type, + int *length, long mask) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + switch (mask) { + case IIO_CHAN_INFO_CALIBBIAS: + *vals =3D st->offset_avail; + *type =3D IIO_VAL_INT; + return IIO_AVAIL_RANGE; + + case IIO_CHAN_INFO_CALIBSCALE: + *vals =3D (void *)ad4030_gain_avail; + *type =3D IIO_VAL_INT_PLUS_NANO; + return IIO_AVAIL_RANGE; + + default: + return -EINVAL; + } +} + +static int ad4030_read_raw_dispatch(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, int *val, + int *val2, long info) +{ + switch (info) { + case IIO_CHAN_INFO_RAW: + return ad4030_single_conversion(indio_dev, chan, val); + + case IIO_CHAN_INFO_CALIBSCALE: + return ad4030_get_chan_calibscale(indio_dev, chan, val, val2); + + case IIO_CHAN_INFO_CALIBBIAS: + return ad4030_get_chan_calibbias(indio_dev, chan, val); + + default: + return -EINVAL; + } +} + +static int ad4030_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, int *val, + int *val2, long info) +{ + int ret; + + if (info =3D=3D IIO_CHAN_INFO_SCALE) + return ad4030_get_chan_scale(indio_dev, chan, val, val2); + + ret =3D iio_device_claim_direct_mode(indio_dev); + if (ret) + return ret; + + ret =3D ad4030_read_raw_dispatch(indio_dev, chan, val, val2, info); + + iio_device_release_direct_mode(indio_dev); + + return ret; +} + +static int ad4030_write_raw_dispatch(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, int val, + int val2, long info) +{ + switch (info) { + case IIO_CHAN_INFO_CALIBSCALE: + return ad4030_set_chan_calibscale(indio_dev, chan, val, val2); + + case IIO_CHAN_INFO_CALIBBIAS: + if (val2 !=3D 0) + return -EINVAL; + return ad4030_set_chan_calibbias(indio_dev, chan, val); + + default: + return -EINVAL; + } +} + +static int ad4030_write_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, int val, + int val2, long info) +{ + int ret; + + ret =3D iio_device_claim_direct_mode(indio_dev); + if (ret) + return ret; + + ret =3D ad4030_write_raw_dispatch(indio_dev, chan, val, val2, info); + + iio_device_release_direct_mode(indio_dev); + + return ret; +} + +static int ad4030_reg_access(struct iio_dev *indio_dev, unsigned int reg, + unsigned int writeval, unsigned int *readval) +{ + const struct ad4030_state *st =3D iio_priv(indio_dev); + int ret; + + ret =3D iio_device_claim_direct_mode(indio_dev); + if (ret) + return ret; + + if (readval) + ret =3D regmap_read(st->regmap, reg, readval); + else + ret =3D regmap_write(st->regmap, reg, writeval); + + iio_device_release_direct_mode(indio_dev); + + return ret; +} + +static int ad4030_read_label(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + char *label) +{ + if (chan->differential) + return sprintf(label, "differential%lu\n", chan->address); + return sprintf(label, "common-mode%lu\n", chan->address); +} + +static const struct iio_info ad4030_iio_info =3D { + .read_avail =3D ad4030_read_avail, + .read_raw =3D ad4030_read_raw, + .write_raw =3D ad4030_write_raw, + .debugfs_reg_access =3D ad4030_reg_access, + .read_label =3D ad4030_read_label, +}; + +static int ad4030_buffer_preenable(struct iio_dev *indio_dev) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + int ret; + + ret =3D ad4030_set_mode(indio_dev, *indio_dev->active_scan_mask); + if (ret) + return ret; + + ret =3D ad4030_exit_config_mode(st); + if (ret) + return ret; + + return 0; +} + +static int ad4030_buffer_postdisable(struct iio_dev *indio_dev) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + return ad4030_enter_config_mode(st); +} + +static const struct iio_buffer_setup_ops ad4030_buffer_setup_ops =3D { + .preenable =3D ad4030_buffer_preenable, + .postdisable =3D ad4030_buffer_postdisable, +}; + +static int ad4030_regulators_get(struct ad4030_state *st) +{ + struct device *dev =3D &st->spi->dev; + static const char * const ids[] =3D { "vdd-5v", "vdd-1v8" }; + int ret; + + ret =3D devm_regulator_bulk_get_enable(dev, ARRAY_SIZE(ids), ids); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable regulators\n"); + + st->vio_uv =3D devm_regulator_get_enable_read_voltage(dev, "vio"); + if (st->vio_uv < 0) + return dev_err_probe(dev, st->vio_uv, + "Failed to enable and read vio voltage\n"); + + st->vref_uv =3D devm_regulator_get_enable_read_voltage(dev, "ref"); + if (st->vref_uv < 0) { + if (st->vref_uv !=3D -ENODEV) + return dev_err_probe(dev, st->vref_uv, + "Failed to read ref voltage\n"); + + /* if not using optional REF, the internal REFIN must be used */ + st->vref_uv =3D devm_regulator_get_enable_read_voltage(dev, + "refin"); + if (st->vref_uv < 0) + return dev_err_probe(dev, st->vref_uv, + "Failed to read refin voltage\n"); + } + + return 0; +} + +static int ad4030_reset(struct ad4030_state *st) +{ + struct device *dev =3D &st->spi->dev; + struct gpio_desc *reset; + int ret; + + reset =3D devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_HIGH); + if (IS_ERR(reset)) + return dev_err_probe(dev, PTR_ERR(reset), + "Failed to get reset GPIO\n"); + + if (reset) { + ndelay(50); + gpiod_set_value_cansleep(reset, 0); + } else { + ret =3D ad4030_enter_config_mode(st); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4030_REG_INTERFACE_CONFIG_A, + AD4030_REG_INTERFACE_CONFIG_A_SW_RESET); + if (ret) + return ret; + } + + /* + * From datasheet: "After a [...] reset, no SPI commands or conversions + * can be started for 750us" + */ + fsleep(750); + + /* After reset, conversion mode is enabled. Switch to reg access */ + return ad4030_enter_config_mode(st); +} + +static int ad4030_detect_chip_info(const struct ad4030_state *st) +{ + unsigned int grade; + int ret; + + ret =3D regmap_read(st->regmap, AD4030_REG_CHIP_GRADE, &grade); + if (ret) + return ret; + + grade =3D FIELD_GET(AD4030_REG_CHIP_GRADE_MASK_CHIP_GRADE, grade); + if (grade !=3D st->chip->grade) + dev_warn(&st->spi->dev, "Unknown grade(0x%x) for %s\n", grade, + st->chip->name); + + return 0; +} + +static int ad4030_config(struct ad4030_state *st) +{ + st->offset_avail[0] =3D (int)BIT(st->chip->precision_bits - 1) * -1; + st->offset_avail[1] =3D 1; + st->offset_avail[2] =3D BIT(st->chip->precision_bits - 1) - 1; + + if (st->vio_uv < AD4030_VIO_THRESHOLD_UV) + return regmap_write(st->regmap, AD4030_REG_IO, + AD4030_REG_IO_MASK_IO2X); + + return 0; +} + +static int ad4030_probe(struct spi_device *spi) +{ + struct device *dev =3D &spi->dev; + struct iio_dev *indio_dev; + struct ad4030_state *st; + int ret; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*st)); + if (!indio_dev) + return -ENOMEM; + + st =3D iio_priv(indio_dev); + st->spi =3D spi; + + st->regmap =3D devm_regmap_init(dev, &ad4030_regmap_bus, st, + &ad4030_regmap_config); + if (IS_ERR(st->regmap)) + dev_err_probe(dev, PTR_ERR(st->regmap), + "Failed to initialize regmap\n"); + + st->chip =3D spi_get_device_match_data(spi); + if (!st->chip) + return -EINVAL; + + ret =3D ad4030_regulators_get(st); + if (ret) + return ret; + + /* + * From datasheet: "Perform a reset no sooner than 3ms after the power + * supplies are valid and stable" + */ + fsleep(3000); + + ret =3D ad4030_reset(st); + if (ret) + return ret; + + ret =3D ad4030_detect_chip_info(st); + if (ret) + return ret; + + ret =3D ad4030_config(st); + if (ret) + return ret; + + st->cnv_gpio =3D devm_gpiod_get(dev, "cnv", GPIOD_OUT_LOW); + if (IS_ERR(st->cnv_gpio)) + return dev_err_probe(dev, PTR_ERR(st->cnv_gpio), + "Failed to get cnv gpio\n"); + + /* + * One hardware channel is split in two software channels when using + * common byte mode. Add one more channel for the timestamp. + */ + indio_dev->num_channels =3D 2 * st->chip->num_voltage_inputs + 1; + indio_dev->name =3D st->chip->name; + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->info =3D &ad4030_iio_info; + indio_dev->channels =3D st->chip->channels; + indio_dev->available_scan_masks =3D st->chip->available_masks; + + ret =3D devm_iio_triggered_buffer_setup(dev, indio_dev, + iio_pollfunc_store_time, + ad4030_trigger_handler, + &ad4030_buffer_setup_ops); + if (ret) + return dev_err_probe(dev, ret, + "Failed to setup triggered buffer\n"); + + return devm_iio_device_register(dev, indio_dev); +} + +static const unsigned long ad4030_channel_masks[] =3D { + /* Differential only */ + BIT(0), + /* Differential and common-mode voltage */ + GENMASK(1, 0), + 0, +}; + +static const struct ad4030_chip_info ad4030_24_chip_info =3D { + .name =3D "ad4030-24", + .available_masks =3D ad4030_channel_masks, + .channels =3D { + AD4030_CHAN_DIFF(0, 32, 24, 8), + AD4030_CHAN_CMO(1, 0), + IIO_CHAN_SOFT_TIMESTAMP(2), + }, + .grade =3D AD4030_REG_CHIP_GRADE_AD4030_24_GRADE, + .precision_bits =3D 24, + .num_voltage_inputs =3D 1, + .tcyc_ns =3D AD4030_TCYC_ADJUSTED_NS, +}; + +static const struct spi_device_id ad4030_id_table[] =3D { + { "ad4030-24", (kernel_ulong_t)&ad4030_24_chip_info }, + { } +}; +MODULE_DEVICE_TABLE(spi, ad4030_id_table); + +static const struct of_device_id ad4030_of_match[] =3D { + { .compatible =3D "adi,ad4030-24", .data =3D &ad4030_24_chip_info }, + { } +}; +MODULE_DEVICE_TABLE(of, ad4030_of_match); + +static struct spi_driver ad4030_driver =3D { + .driver =3D { + .name =3D "ad4030", + .of_match_table =3D ad4030_of_match, + }, + .probe =3D ad4030_probe, + .id_table =3D ad4030_id_table, +}; +module_spi_driver(ad4030_driver); + +MODULE_AUTHOR("Esteban Blanc "); +MODULE_DESCRIPTION("Analog Devices AD4630 ADC family driver"); +MODULE_LICENSE("GPL"); --=20 2.47.0 From nobody Fri Dec 19 04:55:54 2025 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 395D0226883 for ; Thu, 19 Dec 2024 16:11:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624687; cv=none; b=oXpYBaAvUAchHHp785ZrLsutwpmW7LakYsMFm36sZgnia0PcdWB0geAoz+o9WK6H7itkw5vWHTOya3zcaDXozw4E190yi+b98TOJUMLBei71iWfFNRq/5HQgkcZ4JYuG4+egQqUUrfrOz2FszqnWgVa7wlVyDe/O0erlCU3lBhY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624687; c=relaxed/simple; bh=ika3mFi4dHhkYAtYMRNZ07xpOwGRkIDJ7uLoggzq26E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oJOqcs7CzMKQ8r6eDvCYskZVtVMhuUgOtm1XiAV25sOCfJnha8qS7+te+NsKWi29w/69Hj8hY4fCeciilimvFUG/9ScPxlcKPMfUvrJT/CfByB+ZmJa0us57Nci5MGqsxw3is4OeZxTZn+9rWC7hA0RzmbZOb942WEIC2ntQf2A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=ijJ9QYL6; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="ijJ9QYL6" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-436345cc17bso7606585e9.0 for ; Thu, 19 Dec 2024 08:11:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1734624681; x=1735229481; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=07NGLNL7nok63UKKXTVo95dNEclRfGJXb3rOy/nSXgM=; b=ijJ9QYL6J1tLdWgvBGlbkvm10j5XyP3aucZry6m/9TuN9jO++eJHyCLxBb0lDyeHDm BjhO9QzvAsKWBcMd3HQd69ITwqGwtQWHQ4+UwropfI+IrH+fvC2NXPfC5uHak6xeT3A0 A7tEOqbpcdN+6qkkt48N9JbXWo9eqFsG+btyI4Nj1QmjB3ieXHt4QCCYp4BtDC7aOm7K XR+GlE0rjiGxoNEumKdiHtc5IYm0r8LkE/bWP4FoCBb4eBL0kWFyMUMKkJ7iFvyOL2/Y C+eTAKEQaVV4Yd9qbrmeRtioY7U1Rv4ZLfM2vw91PAZcm+35GlSkXybgaFXPCJD+yH/q U2ow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734624681; x=1735229481; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=07NGLNL7nok63UKKXTVo95dNEclRfGJXb3rOy/nSXgM=; b=vIyq9Z2EzSIj8jGqI0Py8Urlb6ZFRmsx6dkBr2vWavWH+KmS2n20R2sWTeIfCAyJEm XxIluGJuetbn6buTnJKq9XYF7AcFlKPyx9WV011H/FfFPG7BuVqqr/J07DfHwx6XCUkg 3Go/UKGNSFGFUdepzvOLicr8FfqaYiHcmQxCZtasPriqDuj9bcuIw+piiIvNNrjBVW+J TVqu7q6VJbn5wDlUgnInOKKAfPSGmh0be4Tfxs806CEc3E6ctRQxzy0otb0+46cGjgWk a10x+X5POYNkDYlWqPwRwx68UgDTCyM6cr0WYN9emz1ZYhuUsV7xmz7Oco5qhADo/Rw7 75Sg== X-Forwarded-Encrypted: i=1; AJvYcCWGIp4+Cs8t1Sy96FhSF2Ac+wUl7wFEkNY/dU+pPVo5ruK4KeY4zIUAgH0ZNSkNjCICQ8k/mqH2Om3vo28=@vger.kernel.org X-Gm-Message-State: AOJu0Yxyn1/JmTEreL/NBUNzTVH9jwzsChRw4yL1Bja3w+jYCzBRG2uE vshi4qsJEi6i0KjNWmmN2fQwGA+8vyyWZ1OXio9XqZTqWaWHxMRfhSJKo9oVlJ4= X-Gm-Gg: ASbGncvxCM+u1RLThXdqneSubGzW+4s/yVnO8NBMt4jrnRz8/25RgLTnyKEZgU/32C1 2bfpEORwZ409vY5gkoSj+rjCDebrAqQoN9DvCzCj670ZUqESIBJVguf6AOJXNJP32i9/gRDXHzR GMQiNlgjrcaVgMRhSpOzO/bAWN8yrWWmTlXohBLYgOAxbxp/NSzRo3ylofSLS2Aiv2WouQwBK0T 730LaRVH2Kw6lEt80AEXnBYSruVL+jNLjEPBgMOqCVSZWOq/9Wtuw3XL0Z7nYq0o2krE+Haor1i Evr4ZJ8LYMqo4B00fVCoFOxk96F1MM3nrn9V8w== X-Google-Smtp-Source: AGHT+IEtJ0+q9w2rXJas7j8Us42CTBygJyjQbRM3zvJeyajJ/EwN+o3MNc7+mkCVgweCtkPVghZd1A== X-Received: by 2002:a05:600c:4b94:b0:434:fe3c:c67c with SMTP id 5b1f17b1804b1-436553feef4mr55270855e9.26.1734624681378; Thu, 19 Dec 2024 08:11:21 -0800 (PST) Received: from [127.0.0.1] (amontpellier-556-1-148-206.w109-210.abo.wanadoo.fr. [109.210.4.206]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm57526225e9.33.2024.12.19.08.11.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 08:11:21 -0800 (PST) From: Esteban Blanc Date: Thu, 19 Dec 2024 17:10:38 +0100 Subject: [PATCH v2 3/6] iio: adc: ad4030: add averaging support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241219-eblanc-ad4630_v1-v2-3-f36e55907bf5@baylibre.com> References: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> In-Reply-To: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , =?utf-8?q?Nuno_S=C3=A1?= , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet Cc: Michael Hennerich , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Esteban Blanc X-Mailer: b4 0.14.2 This add support for the averaging mode of AD4030 using oversampling IIO attribute Signed-off-by: Esteban Blanc --- drivers/iio/adc/ad4030.c | 130 +++++++++++++++++++++++++++++++++++++++++--= ---- 1 file changed, 114 insertions(+), 16 deletions(-) diff --git a/drivers/iio/adc/ad4030.c b/drivers/iio/adc/ad4030.c index feb98a0fdbeb3e48cd356d817a5dda6d23f5ed3f..ce56a0e8df31097175a31cf9e96= 64af594807ddf 100644 --- a/drivers/iio/adc/ad4030.c +++ b/drivers/iio/adc/ad4030.c @@ -113,6 +113,11 @@ enum ad4030_out_mode { AD4030_OUT_DATA_MD_32_PATTERN }; =20 +enum { + AD4030_SCAN_TYPE_NORMAL, + AD4030_SCAN_TYPE_AVG, +}; + struct ad4030_chip_info { const char *name; const unsigned long *available_masks; @@ -128,10 +133,12 @@ struct ad4030_state { struct spi_device *spi; struct regmap *regmap; const struct ad4030_chip_info *chip; + const struct iio_scan_type *current_scan_type; struct gpio_desc *cnv_gpio; int vref_uv; int vio_uv; int offset_avail[3]; + unsigned int avg_log2; enum ad4030_out_mode mode; =20 /* @@ -185,7 +192,11 @@ struct ad4030_state { * - voltage0-voltage1 * - voltage2-voltage3 */ -#define AD4030_CHAN_DIFF(_idx, _storage, _real, _shift) { \ +#define AD4030_CHAN_DIFF(_idx, _scan_type) { \ + .info_mask_shared_by_all =3D \ + BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO), \ + .info_mask_shared_by_all_available =3D \ + BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO), \ .info_mask_separate =3D BIT(IIO_CHAN_INFO_SCALE) | \ BIT(IIO_CHAN_INFO_CALIBSCALE) | \ BIT(IIO_CHAN_INFO_CALIBBIAS) | \ @@ -199,15 +210,16 @@ struct ad4030_state { .channel2 =3D (_idx) * 2 + 1, \ .scan_index =3D (_idx), \ .differential =3D true, \ - .scan_type =3D { \ - .sign =3D 's', \ - .storagebits =3D _storage, \ - .realbits =3D _real, \ - .shift =3D _shift, \ - .endianness =3D IIO_BE, \ - }, \ + .has_ext_scan_type =3D 1, \ + .ext_scan_type =3D _scan_type, \ + .num_ext_scan_type =3D ARRAY_SIZE(_scan_type), \ } =20 +static const int ad4030_average_modes[] =3D { + 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, + 32768, 65536 +}; + static int ad4030_spi_read(void *context, const void *reg, size_t reg_size, void *val, size_t val_size) { @@ -433,6 +445,27 @@ static int ad4030_set_chan_calibbias(struct iio_dev *i= ndio_dev, st->tx_data, AD4030_REG_OFFSET_BYTES_NB); } =20 +static int ad4030_set_avg_frame_len(struct iio_dev *dev, int avg_val) +{ + struct ad4030_state *st =3D iio_priv(dev); + unsigned int avg_log2 =3D ilog2(avg_val); + unsigned int last_avg_idx =3D ARRAY_SIZE(ad4030_average_modes) - 1; + int ret; + + if (avg_val < 0 || avg_val > ad4030_average_modes[last_avg_idx]) + return -EINVAL; + + ret =3D regmap_write(st->regmap, AD4030_REG_AVG, + AD4030_REG_AVG_MASK_AVG_SYNC | + FIELD_PREP(AD4030_REG_AVG_MASK_AVG_VAL, avg_log2)); + if (ret) + return ret; + + st->avg_log2 =3D avg_log2; + + return 0; +} + static bool ad4030_is_common_byte_asked(struct ad4030_state *st, unsigned int mask) { @@ -443,11 +476,18 @@ static int ad4030_set_mode(struct iio_dev *indio_dev,= unsigned long mask) { struct ad4030_state *st =3D iio_priv(indio_dev); =20 - if (ad4030_is_common_byte_asked(st, mask)) + if (st->avg_log2 > 0) + st->mode =3D AD4030_OUT_DATA_MD_30_AVERAGED_DIFF; + else if (ad4030_is_common_byte_asked(st, mask)) st->mode =3D AD4030_OUT_DATA_MD_24_DIFF_8_COM; else st->mode =3D AD4030_OUT_DATA_MD_DIFF; =20 + st->current_scan_type =3D iio_get_current_scan_type(indio_dev, + st->chip->channels); + if (IS_ERR(st->current_scan_type)) + return PTR_ERR(st->current_scan_type); + return regmap_update_bits(st->regmap, AD4030_REG_MODES, AD4030_REG_MODES_MASK_OUT_DATA_MODE, st->mode); @@ -456,9 +496,11 @@ static int ad4030_set_mode(struct iio_dev *indio_dev, = unsigned long mask) static int ad4030_conversion(struct iio_dev *indio_dev) { struct ad4030_state *st =3D iio_priv(indio_dev); - const struct iio_scan_type scan_type =3D indio_dev->channels->scan_type; - unsigned char diff_realbytes =3D BITS_TO_BYTES(scan_type.realbits); + unsigned char diff_realbytes =3D + BITS_TO_BYTES(st->current_scan_type->realbits); unsigned int bytes_to_read; + unsigned long cnv_nb =3D BIT(st->avg_log2); + unsigned int i; int ret; =20 /* Number of bytes for one differential channel */ @@ -469,10 +511,12 @@ static int ad4030_conversion(struct iio_dev *indio_de= v) /* Mulitiply by the number of hardware channels */ bytes_to_read *=3D st->chip->num_voltage_inputs; =20 - gpiod_set_value_cansleep(st->cnv_gpio, 1); - ndelay(AD4030_TCNVH_NS); - gpiod_set_value_cansleep(st->cnv_gpio, 0); - ndelay(st->chip->tcyc_ns); + for (i =3D 0; i < cnv_nb; i++) { + gpiod_set_value_cansleep(st->cnv_gpio, 1); + ndelay(AD4030_TCNVH_NS); + gpiod_set_value_cansleep(st->cnv_gpio, 0); + ndelay(st->chip->tcyc_ns); + } =20 ret =3D spi_read(st->spi, st->rx_data.raw, bytes_to_read); if (ret) @@ -563,6 +607,12 @@ static int ad4030_read_avail(struct iio_dev *indio_dev, *type =3D IIO_VAL_INT_PLUS_NANO; return IIO_AVAIL_RANGE; =20 + case IIO_CHAN_INFO_OVERSAMPLING_RATIO: + *vals =3D ad4030_average_modes; + *type =3D IIO_VAL_INT; + *length =3D ARRAY_SIZE(ad4030_average_modes); + return IIO_AVAIL_LIST; + default: return -EINVAL; } @@ -572,6 +622,8 @@ static int ad4030_read_raw_dispatch(struct iio_dev *ind= io_dev, struct iio_chan_spec const *chan, int *val, int *val2, long info) { + struct ad4030_state *st =3D iio_priv(indio_dev); + switch (info) { case IIO_CHAN_INFO_RAW: return ad4030_single_conversion(indio_dev, chan, val); @@ -582,6 +634,10 @@ static int ad4030_read_raw_dispatch(struct iio_dev *in= dio_dev, case IIO_CHAN_INFO_CALIBBIAS: return ad4030_get_chan_calibbias(indio_dev, chan, val); =20 + case IIO_CHAN_INFO_OVERSAMPLING_RATIO: + *val =3D BIT(st->avg_log2); + return IIO_VAL_INT; + default: return -EINVAL; } @@ -620,6 +676,9 @@ static int ad4030_write_raw_dispatch(struct iio_dev *in= dio_dev, return -EINVAL; return ad4030_set_chan_calibbias(indio_dev, chan, val); =20 + case IIO_CHAN_INFO_OVERSAMPLING_RATIO: + return ad4030_set_avg_frame_len(indio_dev, val); + default: return -EINVAL; } @@ -671,12 +730,21 @@ static int ad4030_read_label(struct iio_dev *indio_de= v, return sprintf(label, "common-mode%lu\n", chan->address); } =20 +static int ad4030_get_current_scan_type(const struct iio_dev *indio_dev, + const struct iio_chan_spec *chan) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + return st->avg_log2 ? AD4030_SCAN_TYPE_AVG : AD4030_SCAN_TYPE_NORMAL; +} + static const struct iio_info ad4030_iio_info =3D { .read_avail =3D ad4030_read_avail, .read_raw =3D ad4030_read_raw, .write_raw =3D ad4030_write_raw, .debugfs_reg_access =3D ad4030_reg_access, .read_label =3D ad4030_read_label, + .get_current_scan_type =3D ad4030_get_current_scan_type, }; =20 static int ad4030_buffer_preenable(struct iio_dev *indio_dev) @@ -702,9 +770,22 @@ static int ad4030_buffer_postdisable(struct iio_dev *i= ndio_dev) return ad4030_enter_config_mode(st); } =20 +static bool ad4030_validate_scan_mask(struct iio_dev *indio_dev, + const unsigned long *scan_mask) +{ + struct ad4030_state *st =3D iio_priv(indio_dev); + + /* Asking for both common channels and averaging */ + if (st->avg_log2 && ad4030_is_common_byte_asked(st, *scan_mask)) + return false; + + return true; +} + static const struct iio_buffer_setup_ops ad4030_buffer_setup_ops =3D { .preenable =3D ad4030_buffer_preenable, .postdisable =3D ad4030_buffer_postdisable, + .validate_scan_mask =3D ad4030_validate_scan_mask, }; =20 static int ad4030_regulators_get(struct ad4030_state *st) @@ -885,11 +966,28 @@ static const unsigned long ad4030_channel_masks[] =3D= { 0, }; =20 +static const struct iio_scan_type ad4030_24_scan_types[] =3D { + [AD4030_SCAN_TYPE_NORMAL] =3D { + .sign =3D 's', + .storagebits =3D 32, + .realbits =3D 24, + .shift =3D 8, + .endianness =3D IIO_BE, + }, + [AD4030_SCAN_TYPE_AVG] =3D { + .sign =3D 's', + .storagebits =3D 32, + .realbits =3D 30, + .shift =3D 2, + .endianness =3D IIO_BE, + }, +}; + static const struct ad4030_chip_info ad4030_24_chip_info =3D { .name =3D "ad4030-24", .available_masks =3D ad4030_channel_masks, .channels =3D { - AD4030_CHAN_DIFF(0, 32, 24, 8), + AD4030_CHAN_DIFF(0, ad4030_24_scan_types), AD4030_CHAN_CMO(1, 0), IIO_CHAN_SOFT_TIMESTAMP(2), }, --=20 2.47.0 From nobody Fri Dec 19 04:55:54 2025 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3ECD0227561 for ; Thu, 19 Dec 2024 16:11:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624687; cv=none; b=vFkq8ES9rB9YhjykBmuzUcwlDW5gN46HnlINpt85pJwzIc7l26JPnFQzMJ22EM6Vnfoav0zYh5g7ZbujOKLOBOa9c32OV/FtsnIzsHp0lxFHiZT1GrSIOc/MncAG9xeOvDIYWx6wBNlyvuJSFu1annZDxAGPSAKZGXGgnis9Pvs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624687; c=relaxed/simple; bh=Wr2CxEysxsiNbJGPZEaJ1MiCCA4wykPi78OmNotxHEM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SKi49tOthJ7PD5lOFWLSv/fUSFe9Li8V8Fi9sHup/NMMNqbJ8HU1vD8RP2wLbCLonq+lG602KFvYazCbty9mti5fifvzaOCAfMs3GZLDC6FYBcRqIq5PZQh+NyVBEWogRoVAylPoX7CL8znCQGNvekXR41GbNCm7YEFmFg8Xny8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=h17mzWmH; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="h17mzWmH" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-385e2880606so736268f8f.3 for ; Thu, 19 Dec 2024 08:11:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1734624682; x=1735229482; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ile9y1+NUkRsRclaOTRKCwy2ACGXh/NkpfaWhfDQtFI=; b=h17mzWmHc+qg4stoDDR8tDzrQBy4uQoSJ8DINTkrSrzXtmqLKt0/+EIdjJL8LJeS9w wDJMVyqBC2zieeQa0bhgmsPeT8FZuGJhaFpi6BEHcq6DJn8g9OyQicq5OZffzGcpqsb2 1ByHBFfsuy/EwjrSbnPQahb3s8tPg5nNzWv/8w2pPZm4DA+qFkkJz3K9O5qUpt9Tejoc aNrRv8gR0MlVkcHNAO1pr2PuHmWtbnYl6BBB6g4RF6rnyiGMSHBebNHyNdBme0CnNFHA lRRpSNiQJb0mHJWysERkYXIPwOVwzR66EgaJkphtB5abDeHFJv8/qwcqtXd6aS6Ee2Cu vuyw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734624682; x=1735229482; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ile9y1+NUkRsRclaOTRKCwy2ACGXh/NkpfaWhfDQtFI=; b=ioLWcIoFxF/+3cUq4kWyBgGhCxSvbfLhYAYf+ac8VKoPx57ahLXmmAnpZ3OtOsbyS4 pcq9MGYAF9CG1WUvO2Kk9YZEXHGvT0CSdki5pzSFKOS9mH4bxJF6Im7EFwq8bxus3oX3 SwFCFXdAYl2AOLiJUEpg0cFuQzy+kiW+Nzm+jUbsguNxPawanGA1rY3HMjdcAGbOfdJG F2xcX8jGJREvxEtEYvVSE04busRh7RNCiJm5aZGbE0WS5wbhc4Xd+TeYommwe2pjGOGf 6MDlM1KOsSaYzOqlviebcl3Ji6z1+7wIEOIdFT87AjD+xRhxADApgGDP/ZeA6slBxvik ictA== X-Forwarded-Encrypted: i=1; AJvYcCUG4PEmqscfCXXCQPnfgzkVmcR4NhB6DS2CSB1hsYsX/HXuUflWDzzvoww68vh6nZz2On+z4s00QYgICkg=@vger.kernel.org X-Gm-Message-State: AOJu0YzaWDr3HssV6ekCMSq3Lyy6dE1AdrwngbS4wVLrC8vFA+/y/xcd be6hBax/Ii6Qy2ojDjNS0CqroFxOJ0/yu4grgS1T5XKMCCfqFcNob8SyivKMAPQ= X-Gm-Gg: ASbGncs9ipFGO4rYwLubquKR1SNPKeOb7qJBHroyNErS/TEYhusMBiqeUCDoQpvOORF d2C/d3Cj5BEjbXdmE8Gdeq/yMNS6axOgRqUSHwkAhQJMIVuoSKV2r83ZP5YS9bPgD/NuV5EuxLd KmElRoOWzfFJPe0eepsRoJMfHqeGbmi7ZnAU3Bn146Pw049EnmhmbBAtgNyPmb/dVmJ8uY7hLSW nwv1aO0E3zxX/CQdTXGEJJRF4nz0gwG3En6JI5gWpgK7d40+MBAhdU/x6UMANhY6D3aouhavv0J 8QZt0/Hfn1l3DTGDTCPv8q8fWV/BsaBaqTRQhA== X-Google-Smtp-Source: AGHT+IHbPy0LMv2GrU37Jd0jmicPvA+r8YouB2P41/koyaB+RqDHWlHq+Na5z0yKTgRcnV1qrXvPCQ== X-Received: by 2002:a05:6000:1a8d:b0:386:144d:680f with SMTP id ffacd0b85a97d-38a19b3cd11mr4282713f8f.54.1734624682344; Thu, 19 Dec 2024 08:11:22 -0800 (PST) Received: from [127.0.0.1] (amontpellier-556-1-148-206.w109-210.abo.wanadoo.fr. [109.210.4.206]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm57526225e9.33.2024.12.19.08.11.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 08:11:21 -0800 (PST) From: Esteban Blanc Date: Thu, 19 Dec 2024 17:10:39 +0100 Subject: [PATCH v2 4/6] iio: adc: ad4030: add support for ad4630-24 and ad4630-16 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241219-eblanc-ad4630_v1-v2-4-f36e55907bf5@baylibre.com> References: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> In-Reply-To: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , =?utf-8?q?Nuno_S=C3=A1?= , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet Cc: Michael Hennerich , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Esteban Blanc X-Mailer: b4 0.14.2 AD4630-24 and AD4630-16 are 2 channels ADCs. Both channels are interleaved bit per bit on SDO line. Signed-off-by: Esteban Blanc --- drivers/iio/adc/ad4030.c | 188 +++++++++++++++++++++++++++++++++++++++++++= +--- 1 file changed, 178 insertions(+), 10 deletions(-) diff --git a/drivers/iio/adc/ad4030.c b/drivers/iio/adc/ad4030.c index ce56a0e8df31097175a31cf9e9664af594807ddf..06e5a32d292e63eaf6f14ac7930= 8a760736f78b4 100644 --- a/drivers/iio/adc/ad4030.c +++ b/drivers/iio/adc/ad4030.c @@ -32,6 +32,8 @@ #define AD4030_REG_PRODUCT_ID_H 0x05 #define AD4030_REG_CHIP_GRADE 0x06 #define AD4030_REG_CHIP_GRADE_AD4030_24_GRADE 0x10 +#define AD4030_REG_CHIP_GRADE_AD4630_16_GRADE 0x03 +#define AD4030_REG_CHIP_GRADE_AD4630_24_GRADE 0x00 #define AD4030_REG_CHIP_GRADE_MASK_CHIP_GRADE GENMASK(7, 3) #define AD4030_REG_SCRATCH_PAD 0x0A #define AD4030_REG_SPI_REVISION 0x0B @@ -84,6 +86,7 @@ #define AD4030_MAX_HARDWARE_CHANNEL_NB 2 #define AD4030_MAX_IIO_CHANNEL_NB 5 #define AD4030_SINGLE_COMMON_BYTE_CHANNELS_MASK 0b10 +#define AD4030_DUAL_COMMON_BYTE_CHANNELS_MASK 0b1100 /* * This accounts for 1 sample per channel plus one s64 for the timestamp, * aligned on a s64 boundary @@ -113,6 +116,13 @@ enum ad4030_out_mode { AD4030_OUT_DATA_MD_32_PATTERN }; =20 +enum { + AD4030_LANE_MD_1_PER_CH, + AD4030_LANE_MD_2_PER_CH, + AD4030_LANE_MD_4_PER_CH, + AD4030_LANE_MD_INTERLEAVED, +}; + enum { AD4030_SCAN_TYPE_NORMAL, AD4030_SCAN_TYPE_AVG, @@ -151,7 +161,11 @@ struct ad4030_state { struct { s32 diff; u8 common; - }; + } single; + struct { + s32 diff[2]; + u8 common[2]; + } dual; } rx_data; }; =20 @@ -469,19 +483,33 @@ static int ad4030_set_avg_frame_len(struct iio_dev *d= ev, int avg_val) static bool ad4030_is_common_byte_asked(struct ad4030_state *st, unsigned int mask) { - return mask & AD4030_SINGLE_COMMON_BYTE_CHANNELS_MASK; + return mask & (st->chip->num_voltage_inputs =3D=3D 1 ? + AD4030_SINGLE_COMMON_BYTE_CHANNELS_MASK : + AD4030_DUAL_COMMON_BYTE_CHANNELS_MASK); } =20 static int ad4030_set_mode(struct iio_dev *indio_dev, unsigned long mask) { struct ad4030_state *st =3D iio_priv(indio_dev); =20 - if (st->avg_log2 > 0) + if (st->avg_log2 > 0) { st->mode =3D AD4030_OUT_DATA_MD_30_AVERAGED_DIFF; - else if (ad4030_is_common_byte_asked(st, mask)) - st->mode =3D AD4030_OUT_DATA_MD_24_DIFF_8_COM; - else + } else if (ad4030_is_common_byte_asked(st, mask)) { + switch (st->chip->precision_bits) { + case 16: + st->mode =3D AD4030_OUT_DATA_MD_16_DIFF_8_COM; + break; + + case 24: + st->mode =3D AD4030_OUT_DATA_MD_24_DIFF_8_COM; + break; + + default: + return -EINVAL; + } + } else { st->mode =3D AD4030_OUT_DATA_MD_DIFF; + } =20 st->current_scan_type =3D iio_get_current_scan_type(indio_dev, st->chip->channels); @@ -493,11 +521,52 @@ static int ad4030_set_mode(struct iio_dev *indio_dev,= unsigned long mask) st->mode); } =20 +/* + * Descramble 2 32bits numbers out of a 64bits. The bits are interleaved: + * 1 bit for first number, 1 bit for the second, and so on... + */ +static void ad4030_extract_interleaved(u8 *src, u32 *ch0, u32 *ch1) +{ + u8 h0, h1, l0, l1; + u32 out0, out1; + u8 *out0_raw =3D (u8 *)&out0; + u8 *out1_raw =3D (u8 *)&out1; + + for (int i =3D 0; i < 4; i++) { + h0 =3D src[i * 2]; + l1 =3D src[i * 2 + 1]; + h1 =3D h0 << 1; + l0 =3D l1 >> 1; + + h0 &=3D 0xAA; + l0 &=3D 0x55; + h1 &=3D 0xAA; + l1 &=3D 0x55; + + h0 =3D (h0 | h0 << 001) & 0xCC; + h1 =3D (h1 | h1 << 001) & 0xCC; + l0 =3D (l0 | l0 >> 001) & 0x33; + l1 =3D (l1 | l1 >> 001) & 0x33; + h0 =3D (h0 | h0 << 002) & 0xF0; + h1 =3D (h1 | h1 << 002) & 0xF0; + l0 =3D (l0 | l0 >> 002) & 0x0F; + l1 =3D (l1 | l1 >> 002) & 0x0F; + + out0_raw[i] =3D h0 | l0; + out1_raw[i] =3D h1 | l1; + } + + *ch0 =3D out0; + *ch1 =3D out1; +} + static int ad4030_conversion(struct iio_dev *indio_dev) { struct ad4030_state *st =3D iio_priv(indio_dev); unsigned char diff_realbytes =3D BITS_TO_BYTES(st->current_scan_type->realbits); + unsigned char diff_storagebytes =3D + BITS_TO_BYTES(st->current_scan_type->storagebits); unsigned int bytes_to_read; unsigned long cnv_nb =3D BIT(st->avg_log2); unsigned int i; @@ -522,10 +591,23 @@ static int ad4030_conversion(struct iio_dev *indio_de= v) if (ret) return ret; =20 - if (st->mode !=3D AD4030_OUT_DATA_MD_24_DIFF_8_COM) + if (st->chip->num_voltage_inputs =3D=3D 2) + ad4030_extract_interleaved(st->rx_data.raw, + &st->rx_data.dual.diff[0], + &st->rx_data.dual.diff[1]); + + if (st->mode !=3D AD4030_OUT_DATA_MD_16_DIFF_8_COM && + st->mode !=3D AD4030_OUT_DATA_MD_24_DIFF_8_COM) + return 0; + + if (st->chip->num_voltage_inputs =3D=3D 1) { + st->rx_data.single.common =3D st->rx_data.raw[diff_realbytes]; return 0; + } =20 - st->rx_data.common =3D st->rx_data.raw[diff_realbytes]; + for (i =3D 0; i < st->chip->num_voltage_inputs; i++) + st->rx_data.dual.common[i] =3D + st->rx_data.raw[diff_storagebytes * i + diff_realbytes]; =20 return 0; } @@ -540,6 +622,11 @@ static int ad4030_single_conversion(struct iio_dev *in= dio_dev, if (ret) return ret; =20 + st->current_scan_type =3D iio_get_current_scan_type(indio_dev, + st->chip->channels); + if (IS_ERR(st->current_scan_type)) + return PTR_ERR(st->current_scan_type); + ret =3D ad4030_exit_config_mode(st); if (ret) goto out_error; @@ -549,9 +636,15 @@ static int ad4030_single_conversion(struct iio_dev *in= dio_dev, goto out_error; =20 if (chan->differential) - *val =3D st->rx_data.diff; + if (st->chip->num_voltage_inputs =3D=3D 1) + *val =3D st->rx_data.single.diff; + else + *val =3D st->rx_data.dual.diff[chan->address]; else - *val =3D st->rx_data.common; + if (st->chip->num_voltage_inputs =3D=3D 1) + *val =3D st->rx_data.single.common; + else + *val =3D st->rx_data.dual.common[chan->address]; =20 ad4030_enter_config_mode(st); =20 @@ -874,10 +967,24 @@ static int ad4030_detect_chip_info(const struct ad403= 0_state *st) =20 static int ad4030_config(struct ad4030_state *st) { + int ret; + u8 reg_modes; + st->offset_avail[0] =3D (int)BIT(st->chip->precision_bits - 1) * -1; st->offset_avail[1] =3D 1; st->offset_avail[2] =3D BIT(st->chip->precision_bits - 1) - 1; =20 + if (st->chip->num_voltage_inputs > 1) + reg_modes =3D FIELD_PREP(AD4030_REG_MODES_MASK_LANE_MODE, + AD4030_LANE_MD_INTERLEAVED); + else + reg_modes =3D FIELD_PREP(AD4030_REG_MODES_MASK_LANE_MODE, + AD4030_LANE_MD_1_PER_CH); + + ret =3D regmap_write(st->regmap, AD4030_REG_MODES, reg_modes); + if (ret) + return ret; + if (st->vio_uv < AD4030_VIO_THRESHOLD_UV) return regmap_write(st->regmap, AD4030_REG_IO, AD4030_REG_IO_MASK_IO2X); @@ -966,6 +1073,14 @@ static const unsigned long ad4030_channel_masks[] =3D= { 0, }; =20 +static const unsigned long ad4630_channel_masks[] =3D { + /* Differential only */ + BIT(1) | BIT(0), + /* Differential with common byte */ + GENMASK(3, 0), + 0, +}; + static const struct iio_scan_type ad4030_24_scan_types[] =3D { [AD4030_SCAN_TYPE_NORMAL] =3D { .sign =3D 's', @@ -983,6 +1098,23 @@ static const struct iio_scan_type ad4030_24_scan_type= s[] =3D { }, }; =20 +static const struct iio_scan_type ad4030_16_scan_types[] =3D { + [AD4030_SCAN_TYPE_NORMAL] =3D { + .sign =3D 's', + .storagebits =3D 32, + .realbits =3D 16, + .shift =3D 16, + .endianness =3D IIO_BE, + }, + [AD4030_SCAN_TYPE_AVG] =3D { + .sign =3D 's', + .storagebits =3D 32, + .realbits =3D 30, + .shift =3D 2, + .endianness =3D IIO_BE, + } +}; + static const struct ad4030_chip_info ad4030_24_chip_info =3D { .name =3D "ad4030-24", .available_masks =3D ad4030_channel_masks, @@ -997,14 +1129,50 @@ static const struct ad4030_chip_info ad4030_24_chip_= info =3D { .tcyc_ns =3D AD4030_TCYC_ADJUSTED_NS, }; =20 +static const struct ad4030_chip_info ad4630_16_chip_info =3D { + .name =3D "ad4630-16", + .available_masks =3D ad4630_channel_masks, + .channels =3D { + AD4030_CHAN_DIFF(0, ad4030_16_scan_types), + AD4030_CHAN_DIFF(1, ad4030_16_scan_types), + AD4030_CHAN_CMO(2, 0), + AD4030_CHAN_CMO(3, 1), + IIO_CHAN_SOFT_TIMESTAMP(4), + }, + .grade =3D AD4030_REG_CHIP_GRADE_AD4630_16_GRADE, + .precision_bits =3D 16, + .num_voltage_inputs =3D 2, + .tcyc_ns =3D AD4030_TCYC_ADJUSTED_NS, +}; + +static const struct ad4030_chip_info ad4630_24_chip_info =3D { + .name =3D "ad4630-24", + .available_masks =3D ad4630_channel_masks, + .channels =3D { + AD4030_CHAN_DIFF(0, ad4030_24_scan_types), + AD4030_CHAN_DIFF(1, ad4030_24_scan_types), + AD4030_CHAN_CMO(2, 0), + AD4030_CHAN_CMO(3, 1), + IIO_CHAN_SOFT_TIMESTAMP(4), + }, + .grade =3D AD4030_REG_CHIP_GRADE_AD4630_24_GRADE, + .precision_bits =3D 24, + .num_voltage_inputs =3D 2, + .tcyc_ns =3D AD4030_TCYC_ADJUSTED_NS, +}; + static const struct spi_device_id ad4030_id_table[] =3D { { "ad4030-24", (kernel_ulong_t)&ad4030_24_chip_info }, + { "ad4630-16", (kernel_ulong_t)&ad4630_16_chip_info }, + { "ad4630-24", (kernel_ulong_t)&ad4630_24_chip_info }, { } }; MODULE_DEVICE_TABLE(spi, ad4030_id_table); =20 static const struct of_device_id ad4030_of_match[] =3D { { .compatible =3D "adi,ad4030-24", .data =3D &ad4030_24_chip_info }, + { .compatible =3D "adi,ad4630-16", .data =3D &ad4630_16_chip_info }, + { .compatible =3D "adi,ad4630-24", .data =3D &ad4630_24_chip_info }, { } }; MODULE_DEVICE_TABLE(of, ad4030_of_match); --=20 2.47.0 From nobody Fri Dec 19 04:55:54 2025 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 036A722756E for ; Thu, 19 Dec 2024 16:11:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624687; cv=none; b=aAZ39UVgTwH1kHxplwlyPYML7TCsri0rj6OJzCymIa6m8NmsHeSi4EazJBXam9fqR1gP3ThVxS8NgsCjNzyas9vhWUso5sCAdAVomekDuwZWJqdYJwWJzA3F2qkLO4LorIVa4jgZM0ZWHSkrn42uUtMXj/GnSu8ZL2nMpOcXRCU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624687; c=relaxed/simple; bh=nFnIfOF9HckiQVPLEYTXAe4absv1qpoUmvGDyy/vRXI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=O+rEyrU35jIfaeecU+EG/nn6O0vRbx3Z3dMJmR13phNpJVWmQ9Jgm0fBYxU936cH9ps4XIvS4JUpmMb9kjs2XfHfnD5saQuxgSaaiL9eJXUvBFTesmO2KWfKi/iUJA3FBg7DPOqSb8fOwGK9AYlDEbIj64JEBKbW3NjgEZ2fP38= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=OEC7zeeu; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="OEC7zeeu" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4361fe642ddso9991715e9.2 for ; Thu, 19 Dec 2024 08:11:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1734624683; x=1735229483; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qgm4cGe8G3VOZX4lWhYMrkQ13uDE0JvRuXr0m2TwXeE=; b=OEC7zeeuHapRtS0i3E2vZML/IZTTUUeo0iAu6JXgnFnWthhJ91uFQGnVd4aV+Ybu30 daJIXadPu4zl47ScI7IZ5tU42e8HVx/Gvkh+xAGWyL2WKd6tt5FenomQEA7u7pxxNSI6 wgVK8FOb1YbUtQE6gJiD0unjSr+2w/1Vr6xGykTxhdNbJesRVffnJA9FoO7e0JsoLCxX a7EaA4VnWVWNH00Iiwdl/VGF1Ppj+BCxA+sFoJawBaaNgKxIs5c504rZnnATyveuFFrh 0wHEwLfn6DCtYO0BoJVZSrKZSnFjHPhlbZpcSFIV4Cq8MU/fBFmwCifPp1M3qt35kWzB BQhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734624683; x=1735229483; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qgm4cGe8G3VOZX4lWhYMrkQ13uDE0JvRuXr0m2TwXeE=; b=IMnVTEEiBInJvCj99t1WckMeWyfwNswYBw0quUZxc7+APpJzd3soc4k5Z1z1Ce8boF cA+mkp3/kzTTM9qYcaOBnPRPIfhRq29TYatrzJa4WLL7eAibMtaIFehTA2GacYn+DxsH byAomd40RtW7BHtFHrmeq4pDSDYVKOtyeHEK3kHNIsyqnizPJaXUZ4Tr2zjdjRvv2xx6 9AqdmDFO4kImOTb579gBFSnZ8Q9lUQz5+oE3Ql6re5aT3BODr5malfBhHVNiD04CERtR lNNKLqvTOwzIJChwTnGjOaTnOM/3BBWDigCHI9RYglAE8zBhMSdXNVMseJN4A7bXkc6z CVzg== X-Forwarded-Encrypted: i=1; AJvYcCWzZGI4DIN2NxfnjreD6Svb7OSjJDCMLXyu0FzLF4LQZqHfbU42qUS2LZiAs0pYcHHVPAK7jxvwnOsdbD0=@vger.kernel.org X-Gm-Message-State: AOJu0Yx5confXvtkfwEP5IImMI4YWM7FtqW1u1QF8ta9jFxl821Q/tvZ 9ISzWC31q3Q19/A7yngPGA88Nr1Wbae7TwE/lVf3STXcsK7MzNOAu3NoRFep+dE= X-Gm-Gg: ASbGncvjLRI49a18FgPMbxO0nlQVdL0TPKiE/FpkbAi4+QHQMnWusTwibtin96V/dYO dwzYHBtJK8+FmK8fgpvYfuDNkGOcZ0/dM+sCDMG5vG4KZTDtzPvPR0PE8BSR2okmmWvx1t98Q2G g4lBcUTagt093Ps33QB+qqwxWpwAQ9U33fTu62jITl78FRzqlb4mB6xHhtXM92yur0ai2QuDMEX L1lPwomT32tf/kSyva2mjz0F1hsi9v7qzBN0qb+IHBwpJJ6QXGIJOTSy7HT1jCLcemX10mpjCRV PWZ4TG5Ud38qLzh22JUwPpkHFFLF9USW2NDVtQ== X-Google-Smtp-Source: AGHT+IESPx4gaupBhjGuw+PyYRTgbnLD6gPMV47K4CjyfHGi3iBe2d8pQGzx/Fz5g0KINH8pRKh0NA== X-Received: by 2002:a05:600c:3ca1:b0:434:fd77:5436 with SMTP id 5b1f17b1804b1-4365536f8eemr85026335e9.15.1734624683310; Thu, 19 Dec 2024 08:11:23 -0800 (PST) Received: from [127.0.0.1] (amontpellier-556-1-148-206.w109-210.abo.wanadoo.fr. [109.210.4.206]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm57526225e9.33.2024.12.19.08.11.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 08:11:22 -0800 (PST) From: Esteban Blanc Date: Thu, 19 Dec 2024 17:10:40 +0100 Subject: [PATCH v2 5/6] iio: adc: ad4030: add support for ad4632-16 and ad4632-24 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241219-eblanc-ad4630_v1-v2-5-f36e55907bf5@baylibre.com> References: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> In-Reply-To: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , =?utf-8?q?Nuno_S=C3=A1?= , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet Cc: Michael Hennerich , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Esteban Blanc X-Mailer: b4 0.14.2 AD4632-24 and AD4632-16 are 2 channels ADCs. Both channels are interleaved bit per bit on SDO line. Both of them do not have evaluation board. As such, the support added here can't be tested. Support is provided as best effort until someone get their hands on one. Signed-off-by: Esteban Blanc --- drivers/iio/adc/ad4030.c | 41 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 41 insertions(+) diff --git a/drivers/iio/adc/ad4030.c b/drivers/iio/adc/ad4030.c index 06e5a32d292e63eaf6f14ac79308a760736f78b4..0d4a488ea91c5c66338ff5cc7c7= e648951427fda 100644 --- a/drivers/iio/adc/ad4030.c +++ b/drivers/iio/adc/ad4030.c @@ -34,6 +34,8 @@ #define AD4030_REG_CHIP_GRADE_AD4030_24_GRADE 0x10 #define AD4030_REG_CHIP_GRADE_AD4630_16_GRADE 0x03 #define AD4030_REG_CHIP_GRADE_AD4630_24_GRADE 0x00 +#define AD4030_REG_CHIP_GRADE_AD4632_16_GRADE 0x05 +#define AD4030_REG_CHIP_GRADE_AD4632_24_GRADE 0x02 #define AD4030_REG_CHIP_GRADE_MASK_CHIP_GRADE GENMASK(7, 3) #define AD4030_REG_SCRATCH_PAD 0x0A #define AD4030_REG_SPI_REVISION 0x0B @@ -107,6 +109,9 @@ #define AD4030_TCYC_NS 500 #define AD4030_TCYC_ADJUSTED_NS (AD4030_TCYC_NS - AD4030_TCNVL_NS) #define AD4030_TRESET_PW_NS 50 +#define AD4632_TCYC_NS 2000 +#define AD4632_TCYC_ADJUSTED_NS (AD4632_TCYC_NS - AD4030_TCNVL_NS) +#define AD4030_TRESET_COM_DELAY_MS 750 =20 enum ad4030_out_mode { AD4030_OUT_DATA_MD_DIFF, @@ -1161,10 +1166,44 @@ static const struct ad4030_chip_info ad4630_24_chip= _info =3D { .tcyc_ns =3D AD4030_TCYC_ADJUSTED_NS, }; =20 +static const struct ad4030_chip_info ad4632_16_chip_info =3D { + .name =3D "ad4632-16", + .available_masks =3D ad4630_channel_masks, + .channels =3D { + AD4030_CHAN_DIFF(0, ad4030_16_scan_types), + AD4030_CHAN_DIFF(1, ad4030_16_scan_types), + AD4030_CHAN_CMO(2, 0), + AD4030_CHAN_CMO(3, 1), + IIO_CHAN_SOFT_TIMESTAMP(4), + }, + .grade =3D AD4030_REG_CHIP_GRADE_AD4632_16_GRADE, + .precision_bits =3D 16, + .num_voltage_inputs =3D 2, + .tcyc_ns =3D AD4632_TCYC_ADJUSTED_NS, +}; + +static const struct ad4030_chip_info ad4632_24_chip_info =3D { + .name =3D "ad4632-24", + .available_masks =3D ad4630_channel_masks, + .channels =3D { + AD4030_CHAN_DIFF(0, ad4030_24_scan_types), + AD4030_CHAN_DIFF(1, ad4030_24_scan_types), + AD4030_CHAN_CMO(2, 0), + AD4030_CHAN_CMO(3, 1), + IIO_CHAN_SOFT_TIMESTAMP(4), + }, + .grade =3D AD4030_REG_CHIP_GRADE_AD4632_24_GRADE, + .precision_bits =3D 24, + .num_voltage_inputs =3D 2, + .tcyc_ns =3D AD4632_TCYC_ADJUSTED_NS, +}; + static const struct spi_device_id ad4030_id_table[] =3D { { "ad4030-24", (kernel_ulong_t)&ad4030_24_chip_info }, { "ad4630-16", (kernel_ulong_t)&ad4630_16_chip_info }, { "ad4630-24", (kernel_ulong_t)&ad4630_24_chip_info }, + { "ad4632-16", (kernel_ulong_t)&ad4632_16_chip_info }, + { "ad4632-24", (kernel_ulong_t)&ad4632_24_chip_info }, { } }; MODULE_DEVICE_TABLE(spi, ad4030_id_table); @@ -1173,6 +1212,8 @@ static const struct of_device_id ad4030_of_match[] = =3D { { .compatible =3D "adi,ad4030-24", .data =3D &ad4030_24_chip_info }, { .compatible =3D "adi,ad4630-16", .data =3D &ad4630_16_chip_info }, { .compatible =3D "adi,ad4630-24", .data =3D &ad4630_24_chip_info }, + { .compatible =3D "adi,ad4632-16", .data =3D &ad4632_16_chip_info }, + { .compatible =3D "adi,ad4632-24", .data =3D &ad4632_24_chip_info }, { } }; MODULE_DEVICE_TABLE(of, ad4030_of_match); --=20 2.47.0 From nobody Fri Dec 19 04:55:54 2025 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07B0D227591 for ; Thu, 19 Dec 2024 16:11:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624689; cv=none; b=Y0Tqru5ig+xjYO0xYjI0GsZhWa08lnhz/6Cb/2NRaLewth008BjrV05fe9OCcWQd6jx/B5wZ0Vhuq7pSd8gP7gNUUIpXk1bHezT90AbBnWAICLHYFNJEKvhlX0pWg5GC3fkyvw0X0vQYvY9E4LDpP9Fb4K9K3XnQ0du7kGLRu40= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734624689; c=relaxed/simple; bh=zWOvwvrdigN7/ppfzVhOc7SzEMU1Mc9EbFfMrGrgct0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KVXnSbLgYAVHmiDA8iYboIHYVnoYcp4P4iPIH/AKJWy/IFIlLdK+YqHERs+S5kmDw61lNv+yg5H7DnjXjQz2yuHnmSUl5ONrgZxq/gdgHeqn2vyn8Uu9WcbocXxjwvs9rRbk2AuxAZXlEaKXhfjVvJUvcjV7eesoYnXl6t9JM1E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=OtC1yFTF; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="OtC1yFTF" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-4363dc916ceso13416105e9.0 for ; Thu, 19 Dec 2024 08:11:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1734624684; x=1735229484; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PxiJBsOqmSFhgi06hbE4Mj+rDXoNs/kuFfLnrTaWi+c=; b=OtC1yFTF3ulj0dean8GtbccQa2ZU0JXP40HnyUogWz9YYpDGkOod7beELASmg/X4V/ 7gGlkSFd9vO0AmAqIXs3ldj3hi/HRYXSyIWU+2vyx79Bw4b9RcQNCW7i/iNj1c4L5qoR 13fP4PYbdDiXv4OYzr0m1nLyXb9gaDPQ9kKOr82NLHEGtGZBC6og/OdHNcN57xVPlovL VOMwGfZTXwQW37UuQtKqcabQ4HUJb3F1UOwb2L8QgVMZwk6b7xpR5jKVbE84FBu1vm6y rgZaAAFlUDprQAfyAuJpxIwDCkV9+nkhBLN5EBudMpKKlg5j6ge1QacWwdnABEFiAiH0 iOUw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734624684; x=1735229484; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PxiJBsOqmSFhgi06hbE4Mj+rDXoNs/kuFfLnrTaWi+c=; b=dNHjlxo1OWI3Zlym+XuFydKgZqtP/oWCwdl9KooA6G1P3B/3W2JqjBdR2r3smBj4ms NIXQxrPH1iI/in+xdHqYKy/Y7ChQXkvzJpyijt4CdJJgDBrOHyGOYi/n/mPgsCTKzhdO 8VUuU1wcz9O/4ZR6uEkAysgviWUr9bPspfdqL/uJkpDKETJamALRixtl+ub1Hfx2muLB DNrGCKbwG1Ld+hYbG/LZ+aMm0tbHYwIOdisMhElkJPNmUSr4mKW1/3jEGFmnXUzhrMVY 6LQluolymhfX9CrNwA03CHQK2lBWG+2HVR/ImkNVMULg0EGtUEQGuu/JbpkhXLeQmHiN 9X2A== X-Forwarded-Encrypted: i=1; AJvYcCUoir9fhdEOlBIXQYIH/hecQ7jPKl7rXKcENhDfcSPPCletAyb+XQoROXarclt4uhbKsZ+creE5NdnCx5U=@vger.kernel.org X-Gm-Message-State: AOJu0YyJlJntN8aeN1algIgWAC7kdGra9waoPlrxFZF3Z8TkXm85+vXH ubYBtRQ3B8Z26zVT8sS5AzY5MxyNXg0nu0Gceo2kclkzayp34eI9oohfvWfg2sA= X-Gm-Gg: ASbGncvkyknUntpDqVb6Mj1QT5whNk7PE3VFlh14sFCORnCCyQ5TGGlsuvCfxK1prgr 2GhJk9hPvyhtsN74EouSeCpsSRGLiWNE9ZVPcG+3HMuGI5fVe4z9zBXKvFdR23nktf1zHa80l1y mqjcoEgsZKa3+166ogdcTXasEDirZnx5w4y4FEvCOMEAZEf3hTMLM1UPlzDrnQrGK52FxQSJmuf paLzqQcg2kkbpQNKy1OqnmEp8DTET0pLa9tif0t5/mF86kiNNYZqyDgnrXoVAMpb8IT8kPBF8qe 73uT6BiO8kyXUMsV3JFnhU3G91a1oaqRIy/ypQ== X-Google-Smtp-Source: AGHT+IHLyxgXsGBh7VWTjWO2474ZNgAkNamew7ozR8yb7Wb8A5RhvA0MhRdXr9U4P2j7f4qV5zZvkg== X-Received: by 2002:a05:600c:746:b0:436:185f:dfae with SMTP id 5b1f17b1804b1-4365c770940mr36033175e9.6.1734624684227; Thu, 19 Dec 2024 08:11:24 -0800 (PST) Received: from [127.0.0.1] (amontpellier-556-1-148-206.w109-210.abo.wanadoo.fr. [109.210.4.206]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm57526225e9.33.2024.12.19.08.11.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 08:11:23 -0800 (PST) From: Esteban Blanc Date: Thu, 19 Dec 2024 17:10:41 +0100 Subject: [PATCH v2 6/6] docs: iio: ad4030: add documentation Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241219-eblanc-ad4630_v1-v2-6-f36e55907bf5@baylibre.com> References: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> In-Reply-To: <20241219-eblanc-ad4630_v1-v2-0-f36e55907bf5@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , =?utf-8?q?Nuno_S=C3=A1?= , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet Cc: Michael Hennerich , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Esteban Blanc X-Mailer: b4 0.14.2 This adds a new page to document how to use the ad4030 ADC driver Signed-off-by: Esteban Blanc --- Documentation/iio/ad4030.rst | 181 +++++++++++++++++++++++++++++++++++++++= ++++ Documentation/iio/index.rst | 1 + MAINTAINERS | 1 + 3 files changed, 183 insertions(+) diff --git a/Documentation/iio/ad4030.rst b/Documentation/iio/ad4030.rst new file mode 100644 index 0000000000000000000000000000000000000000..41ce5ca5c710c46a0995d1b127f= a1c10fca4c1eb --- /dev/null +++ b/Documentation/iio/ad4030.rst @@ -0,0 +1,181 @@ +.. SPDX-License-Identifier: GPL-2.0-only + +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D +AD4030 driver +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +ADC driver for Analog Devices Inc. AD4030 and similar devices. The module = name +is ``ad4030``. + + +Supported devices +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +The following chips are supported by this driver: + +* `AD4030-24 `_ +* `AD4032-24 `_ +* `AD4630-16 `_ +* `AD4630-24 `_ +* `AD4632-16 `_ +* `AD4632-24 `_ + +IIO channels +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +Each "hardware" channel as described in the datasheet is split in 2 IIO +channels: + +- One channel for the differential data +- One channel for the common byte. + +The possible IIO channels depending on the numbers of "hardware" channel a= re: + ++------------------------------------+------------------------------------+ +| 1 channel ADC | 2 channels ADC | ++=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D+=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D+ +| - voltage0-voltage1 (differential) | - voltage0-voltage1 (differential) | +| - voltage2 (common-mode) | - voltage2-voltage3 (differential) | +| | - voltage4 (common-mode) | +| | - voltage5 (common-mode) | ++------------------------------------+------------------------------------+ + +Labels +------ + +For ease of use, the IIO channels provide a label. For a differential chan= nel, +the label is ``differentialN`` where ``N`` is the "hardware" channel id. F= or a +common-mode channel, the label is ``common-modeN`` where ``N`` is the +"hardware" channel id. + +The possible labels are: + ++-----------------+-----------------+ +| 1 channel ADC | 2 channels ADC | ++=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D+=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D+ +| - differential0 | - differential0 | +| - common-mode0 | - differential1 | +| | - common-mode0 | +| | - common-mode1 | ++-----------------+-----------------+ + +Supported features +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +SPI wiring modes +---------------- + +The driver currently supports the following SPI wiring configurations: + +One lane mode +^^^^^^^^^^^^^ + +In this mode, each channel has its own SDO line to send the conversion res= ults. +At the moment this mode can only be used on AD4030 which has one channel s= o only +one SDO line is used. + +.. code-block:: + + +-------------+ +-------------+ + | ADC | | HOST | + | | | | + | CNV |<--------| CNV | + | CS |<--------| CS | + | SDI |<--------| SDO | + | SDO0 |-------->| SDI | + | SCLK |<--------| SCLK | + +-------------+ +-------------+ + +Interleaved mode +^^^^^^^^^^^^^^^^ + +In this mode, both channels conversion results are bit interleaved one SDO= line. +As such the wiring is the same as `One lane mode`_. + +SPI Clock mode +-------------- + +Only the SPI clocking mode is supported. + +Output modes +------------ + +There are more exposed IIO channels than channels as describe in the devic= es +datasheet. This is due to the `Differential data + common-mode`_ encoding +2 types of information in one conversion result. As such a "device" channel +provides 2 IIO channels, one for the differential data and one for the com= mon +byte. + +Differential data +^^^^^^^^^^^^^^^^^ + +This mode is selected when: + +- Only differential channels are enabled in a buffered read +- Oversampling attribute is set to 1 + +Differential data + common-mode +^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ + +This mode is selected when: + +- Differential and common-mode channels are enabled in a buffered read +- Oversampling attribute is set to 1 + +For the 24-bits chips, this mode is also available with 16-bits differenti= al +data but is not selectable yet. + +Averaged differential data +^^^^^^^^^^^^^^^^^^^^^^^^^^ + +This mode is selected when: + +- Only differential channels are selected enabled in a buffered read +- Oversampling attribute is greater than 1 + +Digital Gain and Offset +----------------------- + +Each differential data channel has a 16-bits unsigned configurable hardware +gain applied to it. By default it's equal to 1. Note that applying gain can +cause numerical saturation. + +Each differential data channel has a signed configurable hardware offset. +For the ADCs ending in ``-24``, the gain is encoded on 24-bits. +Likewise, the ADCs ending in ``-16`` have a gain encoded on 16-bits. Note = that +applying an offset can cause numerical saturation. + +The final differential data returned by the ADC is computed by first apply= ing +the gain, then the offset. + +The gain is controlled by the ``calibscale`` IIO attribute while the offse= t is +controlled by the ``calibbias`` attribute. + +Reference voltage +----------------- + +The chip supports an external reference voltage via the ``REF`` input or an +internal buffered reference voltage via the ``REFIN`` input. The driver lo= oks +at the device tree to determine which is being used. If ``ref-supply`` is +present, then the external reference voltage is used and the internal buff= er is +disabled. If ``refin-supply`` is present, then the internal buffered refer= ence +voltage is used. + +Reset +----- + +Both hardware and software reset are supported. The driver looks first at = the +device tree to see if the ``reset-gpio`` is populated. +If not present, the driver will fallback to a software reset by wiring to = the +device's registers. + +Unimplemented features +---------------------- + +- ``BUSY`` indication +- Additional wiring modes +- Additional clock modes +- Differential data 16-bits + common-mode for 24-bits chips +- Overrange events +- Test patterns + diff --git a/Documentation/iio/index.rst b/Documentation/iio/index.rst index 074dbbf7ba0a087ab117efaf3d69fc559fc00fa5..982ac1bd9dfd7bfd54bfbf87d62= 58e6249edf799 100644 --- a/Documentation/iio/index.rst +++ b/Documentation/iio/index.rst @@ -19,6 +19,7 @@ Industrial I/O Kernel Drivers :maxdepth: 1 =20 ad4000 + ad4030 ad4695 ad7380 ad7606 diff --git a/MAINTAINERS b/MAINTAINERS index 943c48fc0a75f475049758cf3791ba6d19748a63..775e7487de2309f7e7d89c9362b= c4fa9a25d3095 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1282,6 +1282,7 @@ L: linux-iio@vger.kernel.org S: Supported W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/iio/adc/adi,ad4030.yaml +F: Documentation/iio/ad4030.rst F: drivers/iio/adc/ad4030.c =20 ANALOG DEVICES INC AD4130 DRIVER --=20 2.47.0