From nobody Wed Dec 17 21:25:29 2025 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DAF03205ABF for ; Mon, 16 Dec 2024 13:06:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734354392; cv=none; b=p/aEFpoLauP9rBFqPci/+8iOLlnq7krW1hVbv3kxaBHpCsqWwCRMKuBqlK30/DvWfuqAwiyOLeYaRfWzIWDQy5vwAcRnP3QEs4Xqy+pV1mHeyEZ1CgQOPVsz+ffcB/Mjxil9hW/K86WYwNaWiOS8MKbk+hCbf28S8dv0lzOG2vs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734354392; c=relaxed/simple; bh=dW69wdGGaJJffaULTyEoO4UsQKSqs2x4lTN6HGmvILs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=owEUPA36jFtxD2BGzYLTtnX6rr73GWJhedymRjUV0msoshGbR0P4em+bU4GGVsqSVVWMb2IiWoyvSZriPMEwpw4aN6J1v9rAg2aRI1v6olQEUgojvX6xYgJgHABS2QVFHwvN0+0pWMesP0QYs+ZhnZnRvfCncLWolvoxXZhoRRM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gIEpdrBP; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gIEpdrBP" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-5d3f57582a2so9755239a12.1 for ; Mon, 16 Dec 2024 05:06:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1734354388; x=1734959188; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xMJ7CrX9kIOqu3iDaYB20vU9TBUK1RF3UFshpl59L2U=; b=gIEpdrBPGhDQqh7vMIcev5wAqbwxohcIKU+RtNMS+fByeIRvNaL7at+NUyglm1LSBC nLc7zdDhZequsfNVHGHnocXhBG2rnAbxq4VQG8Dzppgeu/BQ+eQesGJrcZEb8U2TUZC9 M0jEYMkTJj7by1RUl24zUUOAU+wfdfhy8j8goYQ2jTt+snRxUUOn5PPU0k5zM2tWh36D 40kxjB9YJkcjJw9zLkeApHSuPhc9F79Jfz5gtFlj1V5nSoxcWvH86QM6OSfNPokPT30B JuOe19ecoGSy8bXnTbT/D13FJk+7NRQTfrcvnJ+l3z2gU+GAYJO2oUCCA+cd1n7HcXtP QDWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734354388; x=1734959188; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xMJ7CrX9kIOqu3iDaYB20vU9TBUK1RF3UFshpl59L2U=; b=oItFjp/irXcd5F0MnQaEcuJXJyou4d0HjTYNwpvgHqj4dbZkAdInI1stZiYX8nu2x5 b9g+wHwd66OOHtuG2AQ7s1Qw+IXFi8cXZONrCHAOgrtR4BbekrD24NC6TfVzPZ6muDzj L1akQqhcwNYlgU6lvY2qSTcRcKOt+O2uA/tE3pgMKpSoeuu/lbf7sEfEGoJzi8kHStsU VdCzrN5S6cETvO7m151gqgxI2StllQNbRNyJMjzu4XgdEoVMKnNtFu6/WGDf8tjpTeFw 8HlhWLc52KXw6irYhwHteTZ1gYBXfBm5Q3j5gFE9cgKv//7sBwNzkJOgAGr+L/zrNTcW 59RA== X-Forwarded-Encrypted: i=1; AJvYcCWe8Duu1OX+7IjIZ/iWtxaOmsURmr7HJHtOvCHLJcUj7qQYBEP4LhJQbz1jJO7l2ov/vNEhLimQMdTXWyU=@vger.kernel.org X-Gm-Message-State: AOJu0YxovtdRVe2Q61CJmiGDmw62OqnzH+3bXUrQ5QKp7AwiiBuBXBFJ EFNmuJYhCY85MDqKjb1wHWmGk75wOptHtsPK7/WS5OTPfOUsKHN0RwJb+NbbksU= X-Gm-Gg: ASbGnctrN30oMkj9/Jqz6xoeVM7Xl/+FpTfauiW0TaKl270uAvlOuccLOorahfNkkCt My5sW4/SWq4AMAmhVK6F2Q4Dwd5fYWlhUXblhnEgL1dergz4NfYPFImadzLcGH7sPH7MGIOvORA PHJNYqz+2OYZv3IKfHcmz0jBW+aimwNw3DqyUI3TRCKE23GErN1i98Srxk8CwiZlsBxhmvNRFA8 F/p59z/vd+NjVlqI2QzVT+oFvqjYO5wE3arck88/0eIUiK0QrFblnLj6idcFErRVlAdF6hsVk4H dKFowV2QXYN64Qx5tVOjWnjhoONAzH7bHf/aRh2A X-Google-Smtp-Source: AGHT+IEr4pMQNQbqucFCQZfc2jHAjvz/4A3/fbcu/5xQPFk07/32e+lX7UjbRG+TTnyWYHvyJgLvcw== X-Received: by 2002:a17:907:9687:b0:aa6:1afe:b0a5 with SMTP id a640c23a62f3a-aa6c40bca07mr1823335266b.2.1734354388039; Mon, 16 Dec 2024 05:06:28 -0800 (PST) Received: from puffmais.c.googlers.com (64.227.90.34.bc.googleusercontent.com. [34.90.227.64]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aab960681dbsm326648666b.52.2024.12.16.05.06.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Dec 2024 05:06:27 -0800 (PST) From: =?utf-8?q?Andr=C3=A9_Draszik?= Date: Mon, 16 Dec 2024 13:06:28 +0000 Subject: [PATCH 3/4] arm64: dts: exynos: gs101-oriole: move common Pixel6 & 6Pro parts into a .dtsi Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241216-gs101-simplefb-v1-3-8ccad1830281@linaro.org> References: <20241216-gs101-simplefb-v1-0-8ccad1830281@linaro.org> In-Reply-To: <20241216-gs101-simplefb-v1-0-8ccad1830281@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , Tudor Ambarus , Alim Akhtar Cc: Will McVicker , kernel-team@android.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, =?utf-8?q?Andr=C3=A9_Draszik?= X-Mailer: b4 0.13.0 In order to support Pixel 6 (Oriole) and Pixel 6 Pro (Raven) properly, we have to be able to distinguish them properly as we add support for more features. For example, Raven has a larger display. There are other differences, like battery design capacity, etc. Move all the parts that are common for now into a gs101-raviole.dtsi, and just leave the display related things in gs101-oriole.dts. Raviole was chosen as the name because Google uses that when referring to the combination of Oriole & Raven, keeping the familiar terminology. Signed-off-by: Andr=C3=A9 Draszik Reviewed-by: Peter Griffin Tested-by: Peter Griffin --- Note: MAINTAINERS doesn't need updating, it covers this whole directory --- arch/arm64/boot/dts/exynos/google/gs101-oriole.dts | 290 +----------------= --- .../boot/dts/exynos/google/gs101-raviole.dtsi | 297 +++++++++++++++++= ++++ 2 files changed, 305 insertions(+), 282 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts b/arch/arm6= 4/boot/dts/exynos/google/gs101-oriole.dts index 4e1625e3fbb4..2bc9371cd42e 100644 --- a/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts +++ b/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts @@ -8,294 +8,20 @@ =20 /dts-v1/; =20 -#include -#include -#include -#include "gs101-pinctrl.h" -#include "gs101.dtsi" +#include "gs101-raviole.dtsi" =20 / { model =3D "Oriole"; compatible =3D "google,gs101-oriole", "google,gs101"; - - aliases { - serial0 =3D &serial_0; - }; - - chosen { - #address-cells =3D <2>; - #size-cells =3D <1>; - ranges; - - /* Bootloader expects bootargs specified otherwise it crashes */ - bootargs =3D ""; - stdout-path =3D &serial_0; - - /* Use display framebuffer as setup by bootloader */ - framebuffer0: framebuffer@fac00000 { - compatible =3D "simple-framebuffer"; - reg =3D <0x0 0xfac00000 (1080 * 2400 * 4)>; - width =3D <1080>; - height =3D <2400>; - stride =3D <(1080 * 4)>; - format =3D "a8r8g8b8"; - }; - }; - - gpio-keys { - compatible =3D "gpio-keys"; - pinctrl-0 =3D <&key_voldown>, <&key_volup>, <&key_power>; - pinctrl-names =3D "default"; - - button-vol-down { - label =3D "KEY_VOLUMEDOWN"; - linux,code =3D ; - gpios =3D <&gpa7 3 GPIO_ACTIVE_LOW>; - wakeup-source; - }; - - button-vol-up { - label =3D "KEY_VOLUMEUP"; - linux,code =3D ; - gpios =3D <&gpa8 1 GPIO_ACTIVE_LOW>; - wakeup-source; - }; - - button-power { - label =3D "KEY_POWER"; - linux,code =3D ; - gpios =3D <&gpa10 1 GPIO_ACTIVE_LOW>; - wakeup-source; - }; - }; - - /* TODO: Remove this once PMIC is implemented */ - reg_placeholder: regulator-0 { - compatible =3D "regulator-fixed"; - regulator-name =3D "placeholder_reg"; - }; - - /* TODO: Remove this once S2MPG11 slave PMIC is implemented */ - ufs_0_fixed_vcc_reg: regulator-1 { - compatible =3D "regulator-fixed"; - regulator-name =3D "ufs-vcc"; - gpio =3D <&gpp0 1 GPIO_ACTIVE_HIGH>; - regulator-boot-on; - enable-active-high; - }; - - reserved-memory { - cont_splash_mem: splash@fac00000 { - reg =3D <0x0 0xfac00000 (1080 * 2400 * 4)>; - no-map; - }; - }; -}; - -&ext_24_5m { - clock-frequency =3D <24576000>; -}; - -&ext_200m { - clock-frequency =3D <200000000>; -}; - -&hsi2c_8 { - status =3D "okay"; - - eeprom: eeprom@50 { - compatible =3D "atmel,24c08"; - reg =3D <0x50>; - }; -}; - -&hsi2c_12 { - status =3D "okay"; - /* TODO: add the devices once drivers exist */ - - usb-typec@25 { - compatible =3D "maxim,max77759-tcpci", "maxim,max33359"; - reg =3D <0x25>; - interrupts-extended =3D <&gpa8 2 IRQ_TYPE_LEVEL_LOW>; - pinctrl-0 =3D <&typec_int>; - pinctrl-names =3D "default"; - - connector { - compatible =3D "usb-c-connector"; - label =3D "USB-C"; - data-role =3D "dual"; - power-role =3D "dual"; - self-powered; - try-power-role =3D "sink"; - op-sink-microwatt =3D <2600000>; - slow-charger-loop; - /* - * max77759 operating in reverse boost mode (0xA) can - * source up to 1.5A while extboost can only do ~1A. - * Since extboost is the primary path, advertise 900mA. - */ - source-pdos =3D ; - sink-pdos =3D ; - sink-vdos =3D ; - sink-vdos-v1 =3D ; - /* - * Until bootloader is updated to set those two when - * console is enabled, we disable PD here. - */ - pd-disable; - typec-power-opmode =3D "default"; - - ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - - port@0 { - reg =3D <0>; - - usbc0_orien_sw: endpoint { - remote-endpoint =3D <&usbdrd31_phy_orien_switch>; - }; - }; - - port@1 { - reg =3D <1>; - - usbc0_role_sw: endpoint { - remote-endpoint =3D <&usbdrd31_dwc3_role_switch>; - }; - }; - }; - }; - }; -}; - -&pinctrl_far_alive { - key_voldown: key-voldown-pins { - samsung,pins =3D "gpa7-3"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - key_volup: key-volup-pins { - samsung,pins =3D "gpa8-1"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - typec_int: typec-int-pins { - samsung,pins =3D "gpa8-2"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; -}; - -&pinctrl_gpio_alive { - key_power: key-power-pins { - samsung,pins =3D "gpa10-1"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; -}; - -&serial_0 { - status =3D "okay"; -}; - -&ufs_0 { - status =3D "okay"; - vcc-supply =3D <&ufs_0_fixed_vcc_reg>; -}; - -&ufs_0_phy { - status =3D "okay"; -}; - -&usbdrd31 { - vdd10-supply =3D <®_placeholder>; - vdd33-supply =3D <®_placeholder>; - status =3D "okay"; -}; - -&usbdrd31_dwc3 { - dr_mode =3D "otg"; - usb-role-switch; - role-switch-default-mode =3D "peripheral"; - maximum-speed =3D "super-speed-plus"; - status =3D "okay"; - - port { - usbdrd31_dwc3_role_switch: endpoint { - remote-endpoint =3D <&usbc0_role_sw>; - }; - }; -}; - -&usbdrd31_phy { - orientation-switch; - /* TODO: Update these once PMIC is implemented */ - pll-supply =3D <®_placeholder>; - dvdd-usb20-supply =3D <®_placeholder>; - vddh-usb20-supply =3D <®_placeholder>; - vdd33-usb20-supply =3D <®_placeholder>; - vdda-usbdp-supply =3D <®_placeholder>; - vddh-usbdp-supply =3D <®_placeholder>; - status =3D "okay"; - - port { - usbdrd31_phy_orien_switch: endpoint { - remote-endpoint =3D <&usbc0_orien_sw>; - }; - }; -}; - -&usi_uart { - samsung,clkreq-on; /* needed for UART mode */ - status =3D "okay"; -}; - -&usi8 { - samsung,mode =3D ; - status =3D "okay"; }; =20 -&usi12 { - samsung,mode =3D ; - status =3D "okay"; +&framebuffer0 { + reg =3D <0x0 0xfac00000 (1080 * 2400 * 4)>; + width =3D <1080>; + height =3D <2400>; + stride =3D <(1080 * 4)>; }; =20 -&watchdog_cl0 { - timeout-sec =3D <30>; - status =3D "okay"; +&cont_splash_mem { + reg =3D <0x0 0xfac00000 (1080 * 2400 * 4)>; }; diff --git a/arch/arm64/boot/dts/exynos/google/gs101-raviole.dtsi b/arch/ar= m64/boot/dts/exynos/google/gs101-raviole.dtsi new file mode 100644 index 000000000000..90b08c1addbb --- /dev/null +++ b/arch/arm64/boot/dts/exynos/google/gs101-raviole.dtsi @@ -0,0 +1,297 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Raviole Device Tree + * + * Copyright 2021-2023 Google LLC + * Copyright 2023 Linaro Ltd - + */ + +/dts-v1/; + +#include +#include +#include +#include "gs101-pinctrl.h" +#include "gs101.dtsi" + +/ { + aliases { + serial0 =3D &serial_0; + }; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <1>; + ranges; + + /* Bootloader expects bootargs specified otherwise it crashes */ + bootargs =3D ""; + stdout-path =3D &serial_0; + + /* Use display framebuffer as setup by bootloader */ + framebuffer0: framebuffer@fac00000 { + compatible =3D "simple-framebuffer"; + /* size to be updated by actual board */ + reg =3D <0x0 0xfac00000 0x100>; + format =3D "a8r8g8b8"; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + pinctrl-0 =3D <&key_voldown>, <&key_volup>, <&key_power>; + pinctrl-names =3D "default"; + + button-vol-down { + label =3D "KEY_VOLUMEDOWN"; + linux,code =3D ; + gpios =3D <&gpa7 3 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-vol-up { + label =3D "KEY_VOLUMEUP"; + linux,code =3D ; + gpios =3D <&gpa8 1 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-power { + label =3D "KEY_POWER"; + linux,code =3D ; + gpios =3D <&gpa10 1 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + }; + + /* TODO: Remove this once PMIC is implemented */ + reg_placeholder: regulator-0 { + compatible =3D "regulator-fixed"; + regulator-name =3D "placeholder_reg"; + }; + + /* TODO: Remove this once S2MPG11 slave PMIC is implemented */ + ufs_0_fixed_vcc_reg: regulator-1 { + compatible =3D "regulator-fixed"; + regulator-name =3D "ufs-vcc"; + gpio =3D <&gpp0 1 GPIO_ACTIVE_HIGH>; + regulator-boot-on; + enable-active-high; + }; + + reserved-memory { + cont_splash_mem: splash@fac00000 { + /* size to be updated by actual board */ + reg =3D <0x0 0xfac00000 0x100>; + no-map; + }; + }; +}; + +&ext_24_5m { + clock-frequency =3D <24576000>; +}; + +&ext_200m { + clock-frequency =3D <200000000>; +}; + +&hsi2c_8 { + status =3D "okay"; + + eeprom: eeprom@50 { + compatible =3D "atmel,24c08"; + reg =3D <0x50>; + }; +}; + +&hsi2c_12 { + status =3D "okay"; + /* TODO: add the devices once drivers exist */ + + usb-typec@25 { + compatible =3D "maxim,max77759-tcpci", "maxim,max33359"; + reg =3D <0x25>; + interrupts-extended =3D <&gpa8 2 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&typec_int>; + pinctrl-names =3D "default"; + + connector { + compatible =3D "usb-c-connector"; + label =3D "USB-C"; + data-role =3D "dual"; + power-role =3D "dual"; + self-powered; + try-power-role =3D "sink"; + op-sink-microwatt =3D <2600000>; + slow-charger-loop; + /* + * max77759 operating in reverse boost mode (0xA) can + * source up to 1.5A while extboost can only do ~1A. + * Since extboost is the primary path, advertise 900mA. + */ + source-pdos =3D ; + sink-pdos =3D ; + sink-vdos =3D ; + sink-vdos-v1 =3D ; + /* + * Until bootloader is updated to set those two when + * console is enabled, we disable PD here. + */ + pd-disable; + typec-power-opmode =3D "default"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usbc0_orien_sw: endpoint { + remote-endpoint =3D <&usbdrd31_phy_orien_switch>; + }; + }; + + port@1 { + reg =3D <1>; + + usbc0_role_sw: endpoint { + remote-endpoint =3D <&usbdrd31_dwc3_role_switch>; + }; + }; + }; + }; + }; +}; + +&pinctrl_far_alive { + key_voldown: key-voldown-pins { + samsung,pins =3D "gpa7-3"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + key_volup: key-volup-pins { + samsung,pins =3D "gpa8-1"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + typec_int: typec-int-pins { + samsung,pins =3D "gpa8-2"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; +}; + +&pinctrl_gpio_alive { + key_power: key-power-pins { + samsung,pins =3D "gpa10-1"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; +}; + +&serial_0 { + status =3D "okay"; +}; + +&ufs_0 { + status =3D "okay"; + vcc-supply =3D <&ufs_0_fixed_vcc_reg>; +}; + +&ufs_0_phy { + status =3D "okay"; +}; + +&usbdrd31 { + vdd10-supply =3D <®_placeholder>; + vdd33-supply =3D <®_placeholder>; + status =3D "okay"; +}; + +&usbdrd31_dwc3 { + dr_mode =3D "otg"; + usb-role-switch; + role-switch-default-mode =3D "peripheral"; + maximum-speed =3D "super-speed-plus"; + status =3D "okay"; + + port { + usbdrd31_dwc3_role_switch: endpoint { + remote-endpoint =3D <&usbc0_role_sw>; + }; + }; +}; + +&usbdrd31_phy { + orientation-switch; + /* TODO: Update these once PMIC is implemented */ + pll-supply =3D <®_placeholder>; + dvdd-usb20-supply =3D <®_placeholder>; + vddh-usb20-supply =3D <®_placeholder>; + vdd33-usb20-supply =3D <®_placeholder>; + vdda-usbdp-supply =3D <®_placeholder>; + vddh-usbdp-supply =3D <®_placeholder>; + status =3D "okay"; + + port { + usbdrd31_phy_orien_switch: endpoint { + remote-endpoint =3D <&usbc0_orien_sw>; + }; + }; +}; + +&usi_uart { + samsung,clkreq-on; /* needed for UART mode */ + status =3D "okay"; +}; + +&usi8 { + samsung,mode =3D ; + status =3D "okay"; +}; + +&usi12 { + samsung,mode =3D ; + status =3D "okay"; +}; + +&watchdog_cl0 { + timeout-sec =3D <30>; + status =3D "okay"; +}; --=20 2.47.1.613.gc27f4b7a9f-goog