From nobody Thu Dec 18 00:25:43 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E527A13DB9F; Tue, 17 Dec 2024 00:43:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734396223; cv=none; b=n6ILPjPo4yWleX91QBkrSPHiNT5ISGosjU5Ko8zfm2neRgPzNnJ/sxXKpOq6ASKDjVRM3vGfmuC8MAMUnNgV/yzMs1h9aj2WDcP0fHW7WnmvipDJhud+39B9M2HoFKQMYCzUXtlpkYJ6hr39jmzgEi9vZuw2iyssNIQoLEe0aX4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734396223; c=relaxed/simple; bh=fQoeJAmdtUieZtElCAFXuvFdy/3cYLqDORejl6pqdOk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=OX5Bq+joVU/LdJEQoxyknLekZZJ0XQHFh4jXBWFg4hoeS/rE5BWgdBkKxRvguTGeIyKY03+h09goxgIMEtl5WmQjTHAP9HgkpvrJ5ZHoflUL7ythiPxLSePyVgmXuytkQgZqHZr83+QRHX9MC1EU+grAUz6dE3T6o03TwQhKDLM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=L5y0nw38; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="L5y0nw38" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BGIwf4f010450; Tue, 17 Dec 2024 00:43:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 6LVBtcgbUQMnv9mkTAcNLuEUMTWQhy/BM0/Ryu7dG0U=; b=L5y0nw38kGRjT500 ajGvV0RVD4P4EHCR0XZjD6wHtq2XDupniimgVwG8qt2moOxIPI700wNvezo1oVYA uGFMQvpVGMOmTbMUY0uEUYLsbvFHxmgTOuXOiL1a/pmNpNAgE0UXPCzRvhv1dw2K UUZk2yhy4x9XeUqPgInbHXRtUDA+0mtQH/ZNrVGC4K4l8uKKS9eMNXtxpVHRfIir L4DB+dhIZOqgWsMUfKXwzUIFzIZn1gdkN73IQnslZqPNts/Jc1zJKEAO+1utJZM7 cza4s9rtnqIsnZ2pTUF+JUfZBaS0hFZ28mFsYo3vUsvFpfzv7SEBAvwhIF6fjV3z aUvK0g== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43jsy70mna-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 17 Dec 2024 00:43:29 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BH0hSTf030638 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 17 Dec 2024 00:43:28 GMT Received: from jesszhan-linux.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Mon, 16 Dec 2024 16:43:28 -0800 From: Jessica Zhang Date: Mon, 16 Dec 2024 16:43:22 -0800 Subject: [PATCH v4 11/25] drm/msm/dpu: add devcoredumps for cwb registers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20241216-concurrent-wb-v4-11-fe220297a7f0@quicinc.com> References: <20241216-concurrent-wb-v4-0-fe220297a7f0@quicinc.com> In-Reply-To: <20241216-concurrent-wb-v4-0-fe220297a7f0@quicinc.com> To: Rob Clark , Dmitry Baryshkov , , Sean Paul , Marijn Suijten , "David Airlie" , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Simona Vetter , Simona Vetter CC: , , , , , Rob Clark , =?utf-8?q?Ville_Syrj=C3=A4l=C3=A4?= , "Jessica Zhang" X-Mailer: b4 0.15-dev-355e8 X-Developer-Signature: v=1; a=ed25519-sha256; t=1734396205; l=1152; i=quic_jesszhan@quicinc.com; s=20230329; h=from:subject:message-id; bh=LxzrziOUpwJfJtDAq2HiMmQAabxSbeVJ8LIaJq22Fyc=; b=6ejAMX07c1NawxF1bHuzrF7waS+ff+H/HgLgL6+StLtQOXp6MaBcG6RerzoucW1r1StuM829O GGELg/HwibTA6JbTYsRGoEUH2PQA89BYwXE/r7t5LgyQd635lNyuCRm X-Developer-Key: i=quic_jesszhan@quicinc.com; a=ed25519; pk=gAUCgHZ6wTJOzQa3U0GfeCDH7iZLlqIEPo4rrjfDpWE= X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: ysug0TppJ6NZJreVe3wJIUcLTimIDihW X-Proofpoint-GUID: ysug0TppJ6NZJreVe3wJIUcLTimIDihW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 malwarescore=0 phishscore=0 spamscore=0 suspectscore=0 mlxlogscore=975 clxscore=1015 impostorscore=0 mlxscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412170004 From: Esha Bharadwaj Implement instance of snapshot function to dump new registers used for cwb Reviewed-by: Dmitry Baryshkov Signed-off-by: Esha Bharadwaj Signed-off-by: Jessica Zhang --- drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c b/drivers/gpu/drm/msm/= disp/dpu1/dpu_kms.c index ca4847b2b73876c59dedff1e3ec4188ea70860a7..d244bee94162cef97e2ae6f7ff5= 203640903f41d 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c @@ -1004,6 +1004,11 @@ static void dpu_kms_mdp_snapshot(struct msm_disp_sta= te *disp_state, struct msm_k dpu_kms->mmio + cat->mdp[0].base, "top"); } =20 + /* dump CWB sub-blocks HW regs info */ + for (i =3D 0; i < cat->cwb_count; i++) + msm_disp_snapshot_add_block(disp_state, cat->cwb[i].len, + dpu_kms->mmio + cat->cwb[i].base, cat->cwb[i].name); + /* dump DSC sub-blocks HW regs info */ for (i =3D 0; i < cat->dsc_count; i++) { base =3D dpu_kms->mmio + cat->dsc[i].base; --=20 2.34.1