From nobody Sat Dec 28 02:48:00 2024 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB25919E99E; Mon, 9 Dec 2024 23:11:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733785873; cv=none; b=FG3zdWfdm9BhCYRq++Wt94DSL9Pnw0SsZiU8Dsdk9yPt/xpcjVQ6ivkS0K5RXSQyJ39Y+7T9UI29ntygnF6f5MuJGSdIsTdxdcAP06gyioXI9JoWil5PSQL4wXHPxg+t4rADNsm9VUfdwDBof+ggly63DVaAdZHsp851v/TrhT4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733785873; c=relaxed/simple; bh=Mudt8jc+h/tl84Trr3kJVd47Bam3Z6ilEknv3wFHzUk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hkmWN1mDCkzJyHEU/q1Dqv2XyvIQiU5SSeHiducDL9pwSsOA63KMKcrJ8qKB2gYfKNFIVnPeINQPq/s0f9W57xX4bez74W2n1T3bd+WfB7oyPflHeNVrkXiSJx2aG7nl1j7ztN+s0PzdAf8E4QxhGLrL27Zj1QPkBetqnzO8PUQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=Qp4CBEdB; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="Qp4CBEdB" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID:List-Id:List-Help:List-Unsubscribe: List-Subscribe:List-Post:List-Owner:List-Archive; bh=wsbC4vZxxh3tDQge2UlyThoaCcw7Gz3AJHNnGgei9SU=; b=Qp4CBEdB3voBImj4SORfpxaKfU rM3ytjN9L+mZaRCBX8JQq26FeBjjLc9vEaXfP80C91C1ZxZOohzFjn7vz7j7HaZ3aGzDy6CCIRjhL YTK4JOzXxGlC3xL8UEbs9Kf+0NhhYhT42Jmgd5LRId1+g80yTMadfxKyfzVZFrmVnuyYKq37SU59p WPo3Me/QlEModEc3tO3R+MTOBcGlE5AquhR93DMhrgSlN1zNaY32GCV76FTwZcj15cpzS3Zt8QxNv ymbG5X/0vHMR6lsZN9T/wKWbKhd56ETSB7xM0vm3yrk9ncwZtE9xnhDH8+snswO/wt7kmg0Hk6a3p +IPW9Y4w==; Received: from i53875bc4.versanet.de ([83.135.91.196] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1tKmtd-0005Ev-Rf; Tue, 10 Dec 2024 00:10:33 +0100 From: Heiko Stuebner To: heiko@sntech.de Cc: andy.yan@rock-chips.com, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andrzej.hajda@intel.com, neil.armstrong@linaro.org, rfoss@kernel.org, Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se, jernej.skrabec@gmail.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, quentin.schulz@cherry.de, Heiko Stuebner , Dmitry Yashin Subject: [PATCH v4 2/3] dt-bindings: display: rockchip: Add schema for RK3588 DW DSI2 controller Date: Tue, 10 Dec 2024 00:10:20 +0100 Message-ID: <20241209231021.2180582-3-heiko@sntech.de> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241209231021.2180582-1-heiko@sntech.de> References: <20241209231021.2180582-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner The Display Serial Interface 2 (DSI-2) is part of a group of communication protocols defined by the MIPI Alliance. The RK3588 implements this specification in its two MIPI DSI-2 Host Controllers that are based on a new Synopsys IP. Tested-by: Dmitry Yashin Reviewed-by: Rob Herring (Arm) Signed-off-by: Heiko Stuebner --- .../rockchip/rockchip,rk3588-mipi-dsi2.yaml | 120 ++++++++++++++++++ 1 file changed, 120 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/rockchip/rock= chip,rk3588-mipi-dsi2.yaml diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip,rk= 3588-mipi-dsi2.yaml b/Documentation/devicetree/bindings/display/rockchip/ro= ckchip,rk3588-mipi-dsi2.yaml new file mode 100644 index 000000000000..53384e47b507 --- /dev/null +++ b/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3588-mi= pi-dsi2.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/rockchip/rockchip,rk3588-mipi-d= si2.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip specific extensions to the Synopsys Designware MIPI DSI2 + +maintainers: + - Heiko Stuebner + +properties: + compatible: + enum: + - rockchip,rk3588-mipi-dsi2 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 2 + + clock-names: + items: + - const: pclk + - const: sys + + rockchip,grf: + $ref: /schemas/types.yaml#/definitions/phandle + description: + This SoC uses GRF regs to switch between vopl/vopb. + + phys: + maxItems: 1 + + phy-names: + const: dcphy + + power-domains: + maxItems: 1 + + resets: + maxItems: 1 + + reset-names: + const: apb + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/properties/port + description: Input node to receive pixel data. + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: DSI output node to panel. + + required: + - port@0 + - port@1 + +required: + - compatible + - clocks + - clock-names + - rockchip,grf + - phys + - phy-names + - ports + - reg + +allOf: + - $ref: /schemas/display/dsi-controller.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + dsi@fde20000 { + compatible =3D "rockchip,rk3588-mipi-dsi2"; + reg =3D <0x0 0xfde20000 0x0 0x10000>; + interrupts =3D ; + clocks =3D <&cru PCLK_DSIHOST0>, <&cru CLK_DSIHOST0>; + clock-names =3D "pclk", "sys"; + resets =3D <&cru SRST_P_DSIHOST0>; + reset-names =3D "apb"; + power-domains =3D <&power RK3588_PD_VOP>; + phys =3D <&mipidcphy0 PHY_TYPE_DPHY>; + phy-names =3D "dcphy"; + rockchip,grf =3D <&vop_grf>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + dsi0_in: port@0 { + reg =3D <0>; + }; + + dsi0_out: port@1 { + reg =3D <1>; + }; + }; + }; + }; --=20 2.45.2