From nobody Thu Dec 18 00:11:04 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF85B1FCFEA for ; Fri, 6 Dec 2024 11:14:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733483657; cv=none; b=N9eeTxi8wxLojs7HEfp5Vszfthbth2d1+ZpDHgnFxN2s7V2FHrhpt45+wxXddjL0CIb10E9+xKgL1Yhb4QfU4il3nbcQVporr+DbjNlNMc0WjckJB515KbDp8FVZymWaV7kfVqHHQDVQ5p+CmSDXPITmU4aFI2OzAvM62dO6MqQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733483657; c=relaxed/simple; bh=fiQmPOGrFM1sT1OFzrZ1mHt7tw1wgM6W+Xfd0aJucl0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=BO4X0PgvAqe6ot+1NXZ3xllwH3V6sjoGf0IL0rDiud+lX4hiA49gFzSb93S8T84kap+4yjD8RfSM1DYoeqlkiMU3OOwD8aTf13I9i1ZC6rs1SZ9jqWmsWDlo3P0Tm+eeZilr66sDew/m1svRps5bzVW4dV0lXzMIGEfVYtuhG4s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=RlVFnxWX; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="RlVFnxWX" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-385e2880606so1646244f8f.3 for ; Fri, 06 Dec 2024 03:14:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1733483653; x=1734088453; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4G1+H4vCuAFYlF6vDclbc4UqdYRAmFagMT67tI+psAM=; b=RlVFnxWXp+EbulnFE5rQyswB6EXsnGumjjxC9xclRMpnXSTSHk5RB5Auv4T3qcKQ4t UwXtSKluyv1XPIb5FCeq+iXFeh6fWoKBK5j8c2j/hBgItksEWjI6/OCU3S0chdUpqz0z Yl6/Lymb6P9bRqZ78GHLzf44c26mp7WxsLLDXiYqx5AcgBXOsUgy5EGx+G6aKLcSuv/i RsQQDJ03Pcywb2AeAFpYbTpMuq0245cCauAPHL2wHikZ0aNJf/ya4kxn3yQbLx/gYXWE bSsj6sgxrcG6FMQOhVd9bnSgx23W6Wt4Nkw5r5SctWbSj5t8T7rdWy1oRph3O0vjAQcw 5g2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733483653; x=1734088453; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4G1+H4vCuAFYlF6vDclbc4UqdYRAmFagMT67tI+psAM=; b=iF8rrpo4sV8jAtLTYWgOp84MICcSg9qivOjMVzrlkWDzRNSURaEkfXJEytHKFMp/FS GpUQYwi963guTjCV/7PI6BLPujBHO6X17iZLqapVEqmycXu78PHRv5PrSrZvcRisH9iy hDHY3GN3/fgeLV2aBOZQqMum965hwYbXDDe+Y63241Ll/LSCjr0P0E6tBq+k49j3mVFp Pfga2/X6aF0sMnH7F/HwI0IHQpv2W6Mh2gL7rHD1hMCgOoQ9XLS4qAayTwev+Dq3SgeU MlyNc1aHn4PSfQo0m7NbECV5wQinCFbcrY0FAe4vTOA157xrvqMkQpiYPY7SctgVLp5a gNOw== X-Forwarded-Encrypted: i=1; AJvYcCWzdYW5Y3TsbD7aAwupyQEtZXPXbL/+f8DOZAds2/QFHjBi3lwfJ1U/8+6ipY7OJQocowa9hZCDoTpfFIQ=@vger.kernel.org X-Gm-Message-State: AOJu0YygqiLab2fhaKG3sHhzxZqXxNau8QLbdhj6ub98e9WXvscAtgbq zHjNktyUmE7WP2FoiiKysUvj+sGKIbhXxfoeA306j8v2cSlsF61MB3tT17mpibA= X-Gm-Gg: ASbGnctXruAjRujGXmN5UUR/ovT943PjXQ6RYJzeWYsdE3hr5OhWJLM5civfWQJYqKv ikzmniifmvw7TVEmiEh42sHwbZDdJSUeGUytmJsYB5eEH2hgIARYmzx77n9xALT6sjcjZfnNqcz Eq8blMOOTkklbIlkiucfYJsvwVk5WNqb0qA4AHRsBWTvGceiobvxNWmFu7w/QDDPfu5G1yZ04sF 401acN9s1G50r/8ylp8RZAsYa+pnNtP1LPSQMJfrqm8eJAEk6TrblpFxYaLv+erKXAU1NF0LwSY iEvI X-Google-Smtp-Source: AGHT+IEXTKNP4MKWcbf/JA1+bXvtEWlNT3ImVzjM+DDONN2Br3jW+udfgrQ804DeDzabWUv7DT92fA== X-Received: by 2002:a5d:47af:0:b0:385:e5dc:e285 with SMTP id ffacd0b85a97d-3862b3e4f43mr1602093f8f.58.1733483653344; Fri, 06 Dec 2024 03:14:13 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.161]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eee2a6sm226877866b.90.2024.12.06.03.14.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Dec 2024 03:14:12 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: prabhakar.mahadev-lad.rj@bp.renesas.com, jic23@kernel.org, lars@metafoo.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-iio@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Claudiu Beznea Subject: [PATCH v2 11/15] iio: adc: rzg2l_adc: Add suspend/resume support Date: Fri, 6 Dec 2024 13:13:33 +0200 Message-Id: <20241206111337.726244-12-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20241206111337.726244-1-claudiu.beznea.uj@bp.renesas.com> References: <20241206111337.726244-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas RZ/G3S SoC features a power-saving mode where power to most of the SoC components is turned off, including the ADC IP. Suspend/resume support has been added to the rzg2l_adc driver to restore functionality after resuming from this power-saving mode. During suspend, the ADC resets are asserted, and the ADC is powered down. On resume, the ADC resets are de-asserted, the hardware is re-initialized, and the ADC power is restored using the runtime PM APIs. Signed-off-by: Claudiu Beznea Reviewed-by: Lad Prabhakar --- Changes in v2: - none drivers/iio/adc/rzg2l_adc.c | 70 +++++++++++++++++++++++++++++++++++++ 1 file changed, 70 insertions(+) diff --git a/drivers/iio/adc/rzg2l_adc.c b/drivers/iio/adc/rzg2l_adc.c index e8dbc5dfbea1..2a911269a358 100644 --- a/drivers/iio/adc/rzg2l_adc.c +++ b/drivers/iio/adc/rzg2l_adc.c @@ -88,6 +88,7 @@ struct rzg2l_adc { struct completion completion; struct mutex lock; u16 last_val[RZG2L_ADC_MAX_CHANNELS]; + bool was_rpm_active; }; =20 /** @@ -527,8 +528,77 @@ static int rzg2l_adc_pm_runtime_resume(struct device *= dev) return 0; } =20 +static int rzg2l_adc_suspend(struct device *dev) +{ + struct iio_dev *indio_dev =3D dev_get_drvdata(dev); + struct rzg2l_adc *adc =3D iio_priv(indio_dev); + struct reset_control_bulk_data resets[] =3D { + { .rstc =3D adc->presetn }, + { .rstc =3D adc->adrstn }, + }; + int ret; + + if (pm_runtime_suspended(dev)) { + adc->was_rpm_active =3D false; + } else { + ret =3D pm_runtime_force_suspend(dev); + if (ret) + return ret; + adc->was_rpm_active =3D true; + } + + ret =3D reset_control_bulk_assert(ARRAY_SIZE(resets), resets); + if (ret) + goto rpm_restore; + + return 0; + +rpm_restore: + if (adc->was_rpm_active) + pm_runtime_force_resume(dev); + + return ret; +} + +static int rzg2l_adc_resume(struct device *dev) +{ + struct iio_dev *indio_dev =3D dev_get_drvdata(dev); + struct rzg2l_adc *adc =3D iio_priv(indio_dev); + struct reset_control_bulk_data resets[] =3D { + { .rstc =3D adc->adrstn }, + { .rstc =3D adc->presetn }, + }; + int ret; + + ret =3D reset_control_bulk_deassert(ARRAY_SIZE(resets), resets); + if (ret) + return ret; + + if (adc->was_rpm_active) { + ret =3D pm_runtime_force_resume(dev); + if (ret) + goto resets_restore; + } + + ret =3D rzg2l_adc_hw_init(dev, adc); + if (ret) + goto rpm_restore; + + return 0; + +rpm_restore: + if (adc->was_rpm_active) { + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + } +resets_restore: + reset_control_bulk_assert(ARRAY_SIZE(resets), resets); + return ret; +} + static const struct dev_pm_ops rzg2l_adc_pm_ops =3D { RUNTIME_PM_OPS(rzg2l_adc_pm_runtime_suspend, rzg2l_adc_pm_runtime_resume,= NULL) + SYSTEM_SLEEP_PM_OPS(rzg2l_adc_suspend, rzg2l_adc_resume) }; =20 static struct platform_driver rzg2l_adc_driver =3D { --=20 2.39.2