From nobody Thu Dec 18 08:13:01 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1D53225772 for ; Thu, 5 Dec 2024 17:41:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733420504; cv=none; b=EcV6KWAAwz9Gt5rhFc4iuBaGS8QIkQeiyk64AmA4Dp9J/SZUEcv983gHJMIGrdFu0Op9KMEj1A1tR25f6X1Sj3LaeHyumKoLaqjnUWgbmIoJnd++Ls7XPtbg7vhKoHhqJif9Js76AsxOyYECJTUDXTlfYtklIIjaouFgsa1SVVA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733420504; c=relaxed/simple; bh=qkOSoUzBaI2Fy8SWilouKpsw5RFfufxg16Ai+gil2WI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=AnLdEnsDssGMUd3wRRuXnSAw1FXpa/sx4+jh+2rCY6IIoF2I/SbOLaHoqu9KM+1UaNNh7kX3rG1wtk2gJHUhecwHEgSmuPZ1nzw14U1wQjyFipC4BwtaxdBOAlylARVBL9QN7F906OnWfHtvyywKXbriZoQQISlCmq/N0OfGwO0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=CtXWiCQ0; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="CtXWiCQ0" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-434a2033562so11919965e9.1 for ; Thu, 05 Dec 2024 09:41:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1733420501; x=1734025301; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XKTSOcD5L+z2qw5+nXllrVScKZxcBqJj6UXu4K9Ii9s=; b=CtXWiCQ0iAj64ySZJ7k+jQsVdV09vNpwwFL+aNbKMMlei6LJjCeLPG+Co6/JcinROG 8DxX2qlGnRgF0cX0qmoBmARpsgHyhB9blHXWNkx8neADPgc1nJKaavHUaJkjtkD/2B4n EjIDAyHA1tojW+PDJkpEtLAcjedgZntREbSxE4dwE6WIc17mFvU3FQZ95/TwnYw+MqS8 jqGryan9d5BvDis7sWMbIurNYl1DNEzqkGGXI/CtG178YXc0LhqIrCK45fJZLSxxMuXk 2YEZ1OVkloOQkXuEF9Ug1mfRSAw7vbyRiiM4nvl5SRUkwV03Q5J4zhEzzk6m2cHns0KB q4aQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733420501; x=1734025301; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=XKTSOcD5L+z2qw5+nXllrVScKZxcBqJj6UXu4K9Ii9s=; b=vPQuW4D6qlCDoXD7W67epbSyM8C0yVsEjAVEDJ8pZaWFM+c6t6FBZlNdrpMbkb2/UE moAHBeP8fufmDUBPdFu0XZjnMJqUMTWeyhzCh0riM2N6lcV453rWaX1tY5pzvtGoxkLI gqq6yZ2vUN32GYyTtsUfFuEweQD+lEliNxbYRRxd4w6l0qGEOjvF1sQS2t9z48t2qrlP ivMYu/TPqfJrdca5N67+Eu1R9339+v6Dm3qNgZiaF9LHob8HazjC2EM4kUrKkSd7x1vc HfPNhWgPsXjvcKRVnHsBn3QKbJ5E7p3IwBAsX9Kp1nNLY3b99cJmSjSmmXFVfzKSBvJA eBOA== X-Gm-Message-State: AOJu0Yx7WDmJcM9KQmXMS+2xCDtM2MBM6WMxSN3z+z/BaWEdqSknHWSi Tehu2MCYpvVvQzYurGVlbd1PEFVvWnZOUJSSrKpNS9uw7AGSD1mZkBuuM36Gst8= X-Gm-Gg: ASbGncuD4Rc/y2PFOwt882jTYBbs4eSMxa6FUNCy49ktavcROp5jgMmmwZgzZ9hv94j X/e6copenp3Ey+UsiWX5uOeMBS0Y3GLJXHPnAGZBUW9e5YkcUp07JdoQy9w+ysFpGIcOlMc0oFS UuuW+MJXifwjjRtaNOrE79cKVCeTkF/7ExKqTlPEtY+G1tlhC+C2PJalO5N5YXmtyh0c0SgOoiv snBLx/8SB5/jEvagCj620+2PgBnRmO6d38WD3Qz691Br6r/yvK7oPswkleahMC0go9ESMkY4ZZ1 pT9cBHnYdh8uBnT/jqWNJcqnBiUCvoDV X-Google-Smtp-Source: AGHT+IGqhJzyDS4e04vMn1WyVytA3R0WpmSjXAbWRrFlxmWxFGHaT0ntvkzlA3YzSBZ0INS2vdnPeQ== X-Received: by 2002:a05:600c:3ca1:b0:434:9e1d:7626 with SMTP id 5b1f17b1804b1-434dded7366mr1195635e9.25.1733420501143; Thu, 05 Dec 2024 09:41:41 -0800 (PST) Received: from ta2.c.googlers.com.com (32.134.38.34.bc.googleusercontent.com. [34.38.134.32]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-434da0d6961sm30318525e9.12.2024.12.05.09.41.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 09:41:40 -0800 (PST) From: Tudor Ambarus To: jassisinghbrar@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, alim.akhtar@samsung.com Cc: linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, andre.draszik@linaro.org, kernel-team@android.com, willmcvicker@google.com, peter.griffin@linaro.org, Tudor Ambarus Subject: [PATCH v3 1/3] dt-bindings: mailbox: add bindings for samsung,exynos Date: Thu, 5 Dec 2024 17:41:35 +0000 Message-ID: <20241205174137.190545-2-tudor.ambarus@linaro.org> X-Mailer: git-send-email 2.47.0.338.g60cca15819-goog In-Reply-To: <20241205174137.190545-1-tudor.ambarus@linaro.org> References: <20241205174137.190545-1-tudor.ambarus@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add bindings for the Samsung Exynos Mailbox Controller. Signed-off-by: Tudor Ambarus --- .../bindings/mailbox/samsung,exynos.yaml | 70 +++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/mailbox/samsung,exyno= s.yaml diff --git a/Documentation/devicetree/bindings/mailbox/samsung,exynos.yaml = b/Documentation/devicetree/bindings/mailbox/samsung,exynos.yaml new file mode 100644 index 000000000000..1fddec1fc64c --- /dev/null +++ b/Documentation/devicetree/bindings/mailbox/samsung,exynos.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2024 Linaro Ltd. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mailbox/samsung,exynos.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung Exynos Mailbox Controller + +maintainers: + - Tudor Ambarus + +description: | + The samsung exynos mailbox controller has 16 flag bits for hardware inte= rrupt + generation and a shared register for passing mailbox messages. When the + controller is used by the ACPM protocol the shared register is ignored a= nd + the mailbox controller acts as a doorbell. The controller just raises the + interrupt to the firmware after the ACPM protocol has written the messag= e to + SRAM. + +properties: + compatible: + const: google,gs101-acpm-mbox + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: pclk + + interrupts: + description: IRQ line for the RX mailbox. + maxItems: 1 + + '#mbox-cells': + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - interrupts + - '#mbox-cells' + +additionalProperties: false + +examples: + # Doorbell mode. + - | + #include + #include + + soc { + #address-cells =3D <1>; + #size-cells =3D <1>; + + ap2apm_mailbox: mailbox@17610000 { + compatible =3D "google,gs101-acpm-mbox"; + reg =3D <0x17610000 0x1000>; + clocks =3D <&cmu_apm CLK_GOUT_APM_MAILBOX_APM_AP_PCLK>; + clock-names =3D "pclk"; + interrupts =3D ; + #mbox-cells =3D <1>; + }; + }; --=20 2.47.0.338.g60cca15819-goog