From nobody Fri Dec 19 12:34:23 2025 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7C4981FA272 for ; Mon, 2 Dec 2024 09:23:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733131413; cv=none; b=a5QKjAlUgGqPbmDm1KtMoXsC6CXTrkwfB39u5q9m6cW8C8muKAG4w7T5n98wSwuCUygggnavyFWnpvbMQRMPC++VDNE/zFovXD/3bA36lDILd0HbG8j+xozXYclAJXd/2V/0AlvSOUVuv4NSVEQpuGlL4O6CCeedPQZ1A0wJpcM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733131413; c=relaxed/simple; bh=tqg7gzkgA4MYt/pRkxLKHP2cWrGEuuks3ig+VrWudZM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EnZRBHxlN9qrqsKibn6pMJPBNgUj7AnwJs01MbqpZizpBJvPo+HjiuNU72MZZpU4cuA+s/4acX5ALJfXXPfdQy4unvR9pq7xGYd2AbPUYl/o+XkGS2F5145RmtG0SWSnOMhqCRmovD2L35C8EdepepiXFkMUroKGHlwr+OHcc8o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=CWmT5Yti; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="CWmT5Yti" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4349f160d62so33372695e9.2 for ; Mon, 02 Dec 2024 01:23:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1733131410; x=1733736210; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XiMGM/nWXpyvgXGPxpGpfX8jLfqYzeixD1E53niaNPI=; b=CWmT5YtiRQtoBygULHK8mlqV6r428lLLRWWU8PEhjclOblwVn51TXZaYh4tY7dH8j/ lt6gyDl24tZ1NQK+BLlh8dBm2hlbVaeWg5+5S+PYP3Y1JGp/um3lgGsuguRKbluBztoM 3yFmQxJ31Zp0fRVr8CgZDZXnjHwwAKR+gj5gJAHsaGJD+1STxpmRBCqKNPxcKYy6XQSl Yn0XiLchVZ1PnQvlP1fFPFWUA9KQCLZwK0z3COD4KIYavPUWKBK46yUVA3uGxw39tEeC ljd81vByvV+yz8X5rr398k+XdOdI+4qnA7kDPa4CeeI8hEdSc+TsPcaR2GAf3Ty0sPxw G9uA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733131410; x=1733736210; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=XiMGM/nWXpyvgXGPxpGpfX8jLfqYzeixD1E53niaNPI=; b=UwHTicxtiC/J3R++scwVh77o7OT2DxslYKedZPpmZ6TvMOxMZ2o06AplgYzRL0djFq MmnVCSw25zcHupnDAKXiXScwKAyBOJCWnP2uJYWrNjnnQHg9sGk2GMajShlLy4So08O2 ySSG0k4CoGYmOc7b+FPgsBkRlc4sFdd/EfclDAoeD0XP1mGUMQN74Zjd3qo6/W4UdyMZ un6d0j4iW61nTEVMIrdJH5gzs3RfkgbJoNwaOWKvT3MFwWueCsoTObBFWVmDdh4Q+UGf NoexVni8ugNirxD3xSwGOIqRrwDfexh3DmMccLp8luommq4nUxsBshldXVXqNp66kFKK ZLqA== X-Forwarded-Encrypted: i=1; AJvYcCXLTll20zu4ClgGg1szhWs6phtQwBofHRUG5jlmLHfu0cjWG65VOyRmPSZQWUJyjpZ6vANhJkytV6p+sDo=@vger.kernel.org X-Gm-Message-State: AOJu0YzP8TDZC0blSIkStzO0cS3PKrY3UKvBhN4CVnjdHPxWjRrHd4K2 Uqi3W1Nk51hUo5al9a65fNzzG2vpOGL1XiTeW9ucIO4KeW5IanubVdaDWv4njKw= X-Gm-Gg: ASbGncuLLIWLRVm3nqbrRQx7Vj73G2u8/VDaArKctMV3W9illF+hJzg82ytwzZ+ucOG iwF8R3xPw7l8qoN8ElR0iLUVFal70iytsKmQ9zr7yUIXeDEodSladDgbOaRoRUUwGnFqqyIx0nE 94+PHK5jUvQhCh5wpDCmbNkRiV2koRGnk7attfIZ1VBB2kotAUQAVVJZeBxJUw030cxGY7RDld7 Y2+RmmOTPZ5kaz2qFtlXMeQ25cZ7KdzLNH7PalBGDOyavY2Pg== X-Google-Smtp-Source: AGHT+IGkW5mxPjQmyLvxG8GcPkJwiL6bZvT9/RnZ8OiXx4aWYYIaccK72XIFNkOLMjFAbLHZ/3amPw== X-Received: by 2002:a5d:6485:0:b0:385:e176:43ea with SMTP id ffacd0b85a97d-385e1764628mr8641610f8f.28.1733131409708; Mon, 02 Dec 2024 01:23:29 -0800 (PST) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-385d7264f27sm11014744f8f.80.2024.12.02.01.23.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Dec 2024 01:23:29 -0800 (PST) From: Abel Vesa Date: Mon, 02 Dec 2024 11:23:18 +0200 Subject: [PATCH v2 2/2] arm64: dts: qcom: x1e78100-qcp: Enable Type-A USB ports labeled 3 and 4/6 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241202-x1e80100-qcp-t14-enable-usb-type-a-ports-v2-2-7360ed65c769@linaro.org> References: <20241202-x1e80100-qcp-t14-enable-usb-type-a-ports-v2-0-7360ed65c769@linaro.org> In-Reply-To: <20241202-x1e80100-qcp-t14-enable-usb-type-a-ports-v2-0-7360ed65c769@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Dmitry Baryshkov , Johan Hovold , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Konrad Dybcio X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=2981; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=tqg7gzkgA4MYt/pRkxLKHP2cWrGEuuks3ig+VrWudZM=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnTXyMEDvNhdMm3eST43LpgWDgnzisRdswLSLS9 889P214jt2JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZ018jAAKCRAbX0TJAJUV ViY/EAC98lUfBJ6Kq/7KCbPeZaxSU4AIb8eA/BrjJc3IyQvYzmPpmzhHvXh7MW+eG6yOgh1ErMR lCHfZvj1DT47nAn4KBgoeLg5rnYO5d7JSVuaHGGA+pXlEr1Az9MMYh2EQ6NyUHZOJGCjL1yAmfJ xwPAuGbCZBltp+XjApQibShh39o6hPA+h6M/Jcriu2CwMWEHPPCb1NMoID3S6VGvMsSO8HR1GZX U2WHHu9rjuYMBjo5phsNnB5QxH0aMgV2Lchhjv1+sOHFaiXSisvTEsRV3HKJp045egcA/DZ3H0s K0/H9pDfI1N2e5hP6zKb+uazkzltew2oqZ+eyY9aw4YaRJSL+E7MDTD6JohXuYNGoWCTJOBSgSA u8RPsc+42FcpCLERm7dxwjG6QU2l5VA37jdZ2ck/emsUjU6vS/pK6LNDfOPvMSQgcjBGpvSB7Ac qIwhjCqGKsARVAVo1d28CReQdycftcCsPLNBJ58RfmkhJb5H/8rUEl1F+7qdnONod/63sWzTUSV VfWYURd4ApX49kBVbXCokKnlpxWBmM9zmD5QlnSvHYEEscikHreFgsMLTT2KDgLvfmQa9M2B2gU 8rOxgg/jcyC+pyccLMdxaTf5ZJXS2TsnY/EMMKt4GPndsZC5vQb4qsKrG28yhkDVtYwJWUg7hO5 t9xeP+5qfRkdlWA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The X Elite QCP board has 3 USB-A ports. The ones labed as USB3 and USB4/6 are both connected to the multiport controller, each one via a separate NXP PTN3222 eUSB2-to-USB2 redriver to the eUSB2 PHY for High-Speed support, with a dedicated QMP PHY for SuperSpeed support. Describe these two redrivers and enable each pair of PHYs along with the USB controller, all in order to enable support for these 2 USB-A ports. Reviewed-by: Konrad Dybcio Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 86 +++++++++++++++++++++++++++= ++++ 1 file changed, 86 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-qcp.dts index 5ef030c60abe2998d093ee60a6754a90cd5aaf72..7c133e60e6f00f65f94adc5863c= f935954989589 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -616,6 +616,40 @@ zap-shader { }; }; =20 +&i2c5 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + eusb3_repeater: redriver@47 { + compatible =3D "nxp,ptn3222"; + reg =3D <0x47>; + #phy-cells =3D <0>; + + vdd3v3-supply =3D <&vreg_l13b_3p0>; + vdd1v8-supply =3D <&vreg_l4b_1p8>; + + reset-gpios =3D <&tlmm 6 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&eusb3_reset_n>; + pinctrl-names =3D "default"; + }; + + eusb6_repeater: redriver@4f { + compatible =3D "nxp,ptn3222"; + reg =3D <0x4f>; + #phy-cells =3D <0>; + + vdd3v3-supply =3D <&vreg_l13b_3p0>; + vdd1v8-supply =3D <&vreg_l4b_1p8>; + + reset-gpios =3D <&tlmm 184 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&eusb6_reset_n>; + pinctrl-names =3D "default"; + }; +}; + &lpass_tlmm { spkr_01_sd_n_active: spkr-01-sd-n-active-state { pins =3D "gpio12"; @@ -819,6 +853,22 @@ edp_reg_en: edp-reg-en-state { bias-disable; }; =20 + eusb3_reset_n: eusb3-reset-n-state { + pins =3D "gpio6"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-low; + }; + + eusb6_reset_n: eusb6-reset-n-state { + pins =3D "gpio184"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-low; + }; + nvme_reg_en: nvme-reg-en-state { pins =3D "gpio18"; function =3D "gpio"; @@ -981,3 +1031,39 @@ &usb_1_ss2_dwc3_hs { &usb_1_ss2_qmpphy_out { remote-endpoint =3D <&pmic_glink_ss2_ss_in>; }; + +&usb_mp { + status =3D "okay"; +}; + +&usb_mp_hsphy0 { + vdd-supply =3D <&vreg_l2e_0p8>; + vdda12-supply =3D <&vreg_l3e_1p2>; + + phys =3D <&eusb6_repeater>; + + status =3D "okay"; +}; + +&usb_mp_hsphy1 { + vdd-supply =3D <&vreg_l2e_0p8>; + vdda12-supply =3D <&vreg_l3e_1p2>; + + phys =3D <&eusb3_repeater>; + + status =3D "okay"; +}; + +&usb_mp_qmpphy0 { + vdda-phy-supply =3D <&vreg_l3e_1p2>; + vdda-pll-supply =3D <&vreg_l3c_0p8>; + + status =3D "okay"; +}; + +&usb_mp_qmpphy1 { + vdda-phy-supply =3D <&vreg_l3e_1p2>; + vdda-pll-supply =3D <&vreg_l3c_0p8>; + + status =3D "okay"; +}; --=20 2.34.1