From nobody Wed Nov 27 00:30:39 2024 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2071.outbound.protection.outlook.com [40.107.241.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 124EA1CEE8F; Tue, 26 Nov 2024 11:50:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.71 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621802; cv=fail; b=t9vGhV/2uIKL7CM6sXVrvqcOtsL6Zi7wE1lppIOm/zkidqmt6JuOehuIyjEp/eVJCn+VLnKhNXlel62fhd4JS1pIeD58gUi1NoeICRb1ngijUIOuK1Lk7oVGtV/pbNtaQ5hyrGRiRce5fOBmZkoaCxT7jjjx/oaGXEQNhPGZyqw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621802; c=relaxed/simple; bh=wVzklaZqxFnGmbOFYfFRik23OPV6ZB+ed3Afi8bLujw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=as+lOKzXeNFC6ywmNwsiDXCBjKAvm3H+MOODlZGzJS1olDnTisgX/4jFm/ChbTOL+/RlSj4zQq3rG220UQbDdaTP9HkTL6t57nJIb3G9eoA6WPaXd7d4o8Idj0+yst9DQYsKJDT/G97+HnEZrarNEKdalHDJhiLlo06pX/rwCHQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=X6S6ciHD; arc=fail smtp.client-ip=40.107.241.71 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="X6S6ciHD" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=CA5HLPcyxy7rQWxpn6Od8UotQ6VOuvpPlKhcMaeqFCyBX+vNZCunig4Gprq0GEuI8VowEypD30dDmGsgDkvxmt3hVLm3VrOIGQv9ku0u9GcqIrNg/hf6lwNfk2mANYp6zl3tZ8rUx0pMlnTlbIpdo0FFLWKuVJGZIXhQ4A91wQJaGLkV/juIYtwaUN7y2O7R+SImeSSKnySXzxs30bSjJwIYyxe1XfSy0QqT8C0FA8uh4DWhMJOCm7jsVGXgEe4lGtTw7YWzSvIm1AxI4T8W9l/ZSO+mv8z46FntP2goZaybzd7Kd7zXhKT9XzH3CL++a6gG1A8Rqr8ykjlFVsMOLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=j+R7wP6R9b6lDW31um6QH87ONDJmf3E1rDYEj0MsL8Y=; b=wajVS1bcjjZaABF6burCnr2sciOlHWmxFVkn9zc8YUyWLFLe5dy1A7IOuOL2CtvrjweS1YfZrRZ1ppQH0S2rivn4zGwSdSHhjceTdTI/H3yTnlRhMcG3/GgWMQ0lvWTq22QKRjCMk2EMWuKsqRECIR6fP2GWZSRPXgosXg9TvHHX5+rJ20UC/1sAzaBmEYfQsxWjJ5Wap89BfjQpsd4Th4/aVNQVu3ZRl8NbNLiFIiVeYzjuGfGdwC/DpYunSeizKmxkMFjKqwjZO02+vFzh6r9/pOkjda8oPwdz6LpWOtCFsdsVr+wS6Qni1cPo3T3rSM5m4d5rKQcbxeJhLxADqw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=j+R7wP6R9b6lDW31um6QH87ONDJmf3E1rDYEj0MsL8Y=; b=X6S6ciHD2KaaSHKUcSJkMwC4WkY1w5fbCeeS7QF9lGjAnKFxyr6DSfhz2ZJVUBeFMB+eVODFqUpMAFdm9vDBiLzDqTJVmtkZ+MJSJFP5yzHgWFfC3MP1ickGLrJNwkspD2kDw2JxjRzVhHqksyQdytAwUuNSZCXaZI8Z4n9FvJnN197o5qe+0t4YcEXHlSJqmmEX6KrvfRWiXXATdX/+vvMo3EYG3P1ZriKxzqJzIA3ejrPI6bDqdA9RJqE6UXBxIMCo/lNMK37FYL8ssrcDDFRkhJpMo9pckHr9iOy0mdVNptklcdISJ3Uac4cYFGakB2jLvW19TYlw+K2t4XUvyg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:49:56 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:49:56 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH v5 1/4] dt-bindings: rtc: add schema for NXP S32G2/S32G3 SoCs Date: Tue, 26 Nov 2024 13:49:37 +0200 Message-ID: <20241126114940.421143-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BEXP281CA0001.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: 77981373-6171-4a75-6dce-08dd0e10729d X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Y2RFRHl3VUpFY2sxdTFOZ0IrTUtjY2YvNC9STDhBR1pvQ2Mwb3RmZU4vWFhK?= =?utf-8?B?K015NktLUXBJQ3FnKzJpWXpjclRtMjdjb3JBNElYTUVnSFlrK2lHU1F3djcw?= =?utf-8?B?MnlUWUxFbkdMS0lnWDZoa1ErK1dYdUdHSmFUUXZvNEdhUGZ2eVJ2QkYrTFFl?= =?utf-8?B?VTF3WXVYVVFUMW1QcjBJQmF6WTE0aWx4ZHF3REdlMk1FN08zbnkxZldBOFBi?= =?utf-8?B?TnJ5Mkt6Mm4xb0wzVjFaUWREdkRDemIvTVZhcFNlZ1NGSk5iRzlJYU96cHBM?= =?utf-8?B?Lyt6WjZjc3dCWDU2RkFoODI5U0Fnb3NqKzduOU9TVU9rVldUb1RKMjJQdHRm?= =?utf-8?B?QUxFWDVxREdDazB4YWJLSVZBRmJZS1pxM3U5S2VBRithRW9HK3hDWHo3OHZt?= =?utf-8?B?T1IzcWlKY3A3bHBERHc5RFh4K2lTWFByUmx1dU9NYUo1RGVtUHI0WXhZNlIz?= =?utf-8?B?VDQycnB5T3lEYy93L2NKOTByVXZaaENmR0wxWmtMRHhSL1IveW9Pb3l4RGU1?= =?utf-8?B?VUw2eHZSK0hXL282K2oyZGJLOGN1RXFqb3pwakZwUkFXdVZCWFQwRnBoQ2Zq?= =?utf-8?B?U1pFYUtQMFlvekRSbVZyM0dmc1BZUHphWENNWmQ3NS9ndENpc3NVN2hUQ0x5?= =?utf-8?B?bW10d1JqNHhsTXB6dzdLMThNei9QeW5kV2sxVTRFWUwwMXJDSzltckYzNUM1?= =?utf-8?B?aDBkcGRwTHE2SjhLd25YV3UyemcxNStBVnZNNy8zR0RsL29uVldIN1JkSW9Y?= =?utf-8?B?R21wMjV5aFhsNGJGYlBSa0JPNkdmV2c4QW9VZHVuNGoveFJOUjlDb0lVeVd1?= =?utf-8?B?UE9jcjZnTTd2RGxkQlhCeUlYWXZxTnhIZnJXTDFJczdqaFgxVG5jMU9DZUNB?= =?utf-8?B?cGRZdmpBL2NnZ0xqT1Y4MjFNNkJVdW5tOVpVbmoxM1RoSVBpeW81TmhicTAx?= =?utf-8?B?K0Z0MFJVQ29IZU5nMER2YjliZXpmbUlEekxrZ0RXeS95bktZekx0b3dCVVpq?= =?utf-8?B?N25XUE5ZRFR2bUNSS01aNG1NMnZLcUlBdEtubGlIRjUybkgvR0Nvdk5MMUdV?= =?utf-8?B?bFVYbm84ZEk0STN0ZThNdEI5K04zWHY1M0o0WXZHQVhaT2NkeG1vZWFnT0Y1?= =?utf-8?B?SVpUbWpzNjB5K1p0ZXNrS0dXQUw3VnFQdUxmNG1YWTZqWDYxOUVZQVdGc1M4?= =?utf-8?B?dk9mK2laQmx2MCtBQkF4MTdzWlc2ODdmUDVzdHdVYzdjVC80VCs5Ui9sWlJ4?= =?utf-8?B?WVNRcytHUTJuTlptSU5BQnFENFd0UXhMbDdhOTZUdG42cG8wcUlOdW45aXJQ?= =?utf-8?B?RmtnVkdVejcwMnBaTlNOd01IK1F5VXRNeTltS0NhUTQ1dnBxMGhCZm5tR21Z?= =?utf-8?B?Z3ZOL3JUaUpVbTJ6WUF0M1JoTWJ5MEZKcmoxaDAvTEd3SEFhOUNQb2hhMnhE?= =?utf-8?B?OEFUNm1kd05SWW5KSkZrS3RuV0VWM0kvUTNpbk1UN0hqeE5pTHo5cXp1cmdP?= =?utf-8?B?TktDaFQ2Q3ZmbFZvMUE3SE1BR3djVHhmSzQrMXdZT0M5aHlqaXg1RjBxcjBB?= =?utf-8?B?YUZucTZTclJIS3BzcnlIZ3NrejdXNlBRem9TK0F0V3NKdy9icGdpYlRzRDZk?= =?utf-8?B?dmh5S3VlL0hXT1ZwNEF5blpYbWdlaFU0TFoxM0dmc0g3TWNTcW1sMUN4TEJp?= =?utf-8?B?MGEvRHhHL1JhY2E2bmdlRzFRaERvbFdHL0tnVENBT2N3cEVmbTNMZWdWaEUr?= =?utf-8?Q?P74V76iPvsiMX/bXT3SCtwWRaCK8o+MPqF1gipK?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?WUlJNXI5RFpqWE5DOFR2a1pEUjVuUGxKeWVoSXN3c2UzaEpJbnNGdnRpS1dD?= =?utf-8?B?OHR4Vm5MNjRsSC9lc3V2Ky9lQWJQa3loNWNYNkI2a0lmK09wTzR2REthUHly?= =?utf-8?B?bWhzNVVleDZPREZGQjVPMDNnM0FKaXNJV1dESlNqU1YxVmNEbUJlNTR4RnVX?= =?utf-8?B?cjFKTm1vdDVoQko5bjBRNXBxclhZU3ovejkrRkw1S0NDTHhFbVJ6YzlHS0hv?= =?utf-8?B?WnJDeG8rTFRIbzRjSHYvRTZERURVSndxS2NhQUo5VHlyVWlpaDRUbGVta2dl?= =?utf-8?B?eEFPb2FyUElZak5FSUJOMG5JckpDRUMwMVFnZW9WWTNWaFYxSnRkSzBBcFZv?= =?utf-8?B?OVdyKzF0akZvV3h6WjlXazNGKzM0VExSSk12RXEvTkpRM0xGdkZZaUUwRnRB?= =?utf-8?B?aVl2c1gvMkZaa0hGKzVYdXNnOFYyL2hOVUhJVmNleEhwaXIrWllSZHZoVUMy?= =?utf-8?B?WUlINEVYbkc5MmppbVZKZEg2Ly81SkpBcTNMbkJqaHRoZTI0VTlTb0hWNXVR?= =?utf-8?B?Q0hzbm9ISHl6Skx1Mm0rN21ZRE9GcU5YUjFHK1JPd0VKUWswcTh4ZTExS2lC?= =?utf-8?B?Ym10MStKZlJlakRoRmRYYlJLdUJiY1kvcDluZVdnc0lMaEJXQUNsTTlzNmxt?= =?utf-8?B?L0xvSm8vR2M0azFoNlZSR1hwWjFxTDg3L3BiVkplRnpMT2pOOGpRQ0JmOWE0?= =?utf-8?B?UEkzd1J4TjI4cFJzVkFJeDRGZUxOV3BZdlBpRE5mYUJqY1BYVWhTUU1vellB?= =?utf-8?B?QndKT1d1aGtSMXRMM3VtR1JDbjBHczhsRUxVSTExdzBJVHptSDlFUGw2SzR3?= =?utf-8?B?QVE1NnZYL3hkZnFWS3ZIeG93RjNUc3NnenhVeloweThQQW4yRFpvTEFUNkpH?= =?utf-8?B?bDNVd3psbzg2dGNYaFRFclRjbEVLbTZ6cGJia1ZhaVF0RFl0TDFPalJyc1Rz?= =?utf-8?B?bDBvTGRJSDFjdGt1ZGhaSjFPcWxremZoRWtkMmxMVXpWVEFpa2k0eDJtNEVW?= =?utf-8?B?cWZMbVg3YW9KbFI1cUNnN2ZVZjM4Y2tNNjdaTG16UjliNEtsZ1dkWHFXM2xK?= =?utf-8?B?US9xUWlpdVB6M0xUVTMyeVZUOUFSbjVVbDlqUTE2K0UyalFGalVFNVloUVU4?= =?utf-8?B?cDFzQW5ndXh6OW1FM1lEQmhnRXJodEJvU3hBR3V3Q29wTzV2dHlyeEk5clcw?= =?utf-8?B?OVUxQkVFZTZOd0pGZVpGM05zOEd2eGJydGFlYjJhR3pFRjlwRWtSL3VhR3JR?= =?utf-8?B?UEEzUGRyRGlaVmxOdExna0I2WjQxQm1YeFdFZytLTkpvUXFZd3hBdG9Pb1gz?= =?utf-8?B?Q2FEaEp6anBtenVKUEdGd0tSQmhQVDYyOEZsYThUODY3NTFwTHF2czIxRmdE?= =?utf-8?B?WlpYZ09mWW9RRTJqcXFsVEx3bnZBcnMvZkdYcG5wTUdmVTBncHpCNy9yVU1i?= =?utf-8?B?blpYdW5qUUlWcTVjZ1dLSHdTL05rYzNTdGlxbEZVL0ErN3lteWRqYnp0R254?= =?utf-8?B?SC9rVWhENkxGOG9WOWQwdGM5eSs2Z0E5dlNpS0lFVmFRY0VEalIwSURmT2VM?= =?utf-8?B?eFRBWTcwUkFqY0w3bmR0WlhSMjdXMjRnODY2WElOL1ZzRk8ydjJoY0ZHSW1O?= =?utf-8?B?bUNjQUFnYm51REpIRjZ4N3ZDdE1mSERqVTNCcThpQ0l4K1d4Y01PZXRhUjhs?= =?utf-8?B?SUd6aUlLdVZFQTVWamxoVUpOay9oQjEzaTQxRlkySWZCVXQ4MnpVbEJmMngy?= =?utf-8?B?TWlwWjVVZm4yMjJDYllDZ20rWlpWdmg2UlNYdGxoYzdnUVpUYmRxWG5JLzU0?= =?utf-8?B?Z0s0ekU3ejFIelVEMXNMTVJyRXFUM25UU2p1NHh4VVZwR0tWRk5KVERCSEFW?= =?utf-8?B?TEM0MWFocVFEbHMySjhMcTIzZDBLdWdIaE9DR3l0di9kZ1pQa0tIT1BTTDcr?= =?utf-8?B?OExUdEZCQmR5OFExYUN3ZlYyQTZOZEQyNWJwNDRUK3NBSGNGTUs0bGZkMVFX?= =?utf-8?B?aFdNc1ZHc3ExdTRXMFU5cjgzNDYyaXdEM29GaXJ1S3pTOEw5bTBoeDVNUjFa?= =?utf-8?B?NFpldzdQR2F0OWpLZUsza0xJNGhRTExURlNyUis5WGEzSjhWU0tqeDFQTUFj?= =?utf-8?B?SE5YS1h5a2FqU0x4UUZtcXFpODNuemRMS2VGc054dzN5WThJRDk4d2huNmtF?= =?utf-8?B?eWc9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 77981373-6171-4a75-6dce-08dd0e10729d X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:49:56.3595 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: BpjtX2cagjIdW2FbRQnWRVu8E04ZXNq8rC/PJ4g7NiyE9hpMncyFaG7QLxdlw3SWIw7qXoVyLys7BV7USc3DRPnq1xzUCACHopshW3p2flw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea RTC tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- .../devicetree/bindings/rtc/nxp,s32g-rtc.yaml | 69 +++++++++++++++++++ 1 file changed, 69 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml b/Docu= mentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml new file mode 100644 index 000000000000..89414a0d926c --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/nxp,s32g-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2/S32G3 Real Time Clock (RTC) + +maintainers: + - Bogdan Hamciuc + - Ciprian Marian Costea + +description: + RTC hardware module present on S32G2/S32G3 SoCs is used as a wakeup sour= ce. + It is not kept alive during system reset and it is not battery-powered. + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-rtc + - items: + - const: nxp,s32g3-rtc + - const: nxp,s32g2-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: ipg clock drives the access to the RTC iomapped regis= ters + - description: Clock source for the RTC module. Can be selected betw= een + 4 different clock sources using an integrated hardware mux. + On S32G2/S32G3 SoCs, 'source0' is the SIRC clock (~32KHz) and it= is + available during standby and runtime. 'source1' is reserved and = cannot + be used. 'source2' is the FIRC clock and it is only available du= ring + runtime providing a better resolution (~48MHz). 'source3' is an = external + RTC clock source which can be additionally added in hardware. + + clock-names: + items: + - const: ipg + - enum: [ source0, source1, source2, source3 ] + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + + rtc@40060000 { + compatible =3D "nxp,s32g3-rtc", + "nxp,s32g2-rtc"; + reg =3D <0x40060000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 54>, <&clks 55>; + clock-names =3D "ipg", "source0"; + }; --=20 2.45.2 From nobody Wed Nov 27 00:30:39 2024 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2071.outbound.protection.outlook.com [40.107.241.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F35F1CF5CE; Tue, 26 Nov 2024 11:50:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.71 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621805; cv=fail; b=LV2xmZ8HBAqO/oKkZy/kxDvSArBQzkvHsdBr8bE+vJgUQxkp7U1BU2hVRJsmxbSDzXo5K7aifthQMEDul0szOXoEKhPzfPkAWNF+O9+eoEm4UaIGH6LCcuvfIs5m1BnxslQMJFok/FB2KXTi/mFDks9SqSm2MGQbsJX+7dThjrE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621805; c=relaxed/simple; bh=ghYlrrpdO/U0GFlUgKLCeTLQf/z286Ld4c+VTyZ1XkM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=D4dhwSNWgivqPWuNSqJFnjtk9IooLwOVsVs+mcRCOPREe2LwF7rwog3piHHcILrvf0K2cu+HkpnZ9u0ZsEkvvkdjytGXiJzdCuMV901LygJDQO5olr+b+uqEqVDzFWB4LXEalcgKp79bZUtrJsD+3mK6BgqPCtMx0JUNT9d7cnU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=LAbLNKas; arc=fail smtp.client-ip=40.107.241.71 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="LAbLNKas" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tn+fK3blvtUbo+bxwmgVZhp3nhuF5Kkv7uESLbZtbZE0nF9bH4Tr3YuGXKJ2ET5giXtc2WbQIzyintaK3GZXS//8wpKBm16sgkNXdZmNSsF4n/7jp3PLqWkbaa4bfFiTkmwi9G9S6TdG5YQ7AhKUDy8aDpip8v8gm5fc7SvcFKyfikYnfxvS8g4gTdDuaWwHkofkfqQ4160RzlwXqt/xCBR6h7lbPm1IlJcOgUz/K0mfKwcwn08H72XNzipLlqXzZvqnrjeeL2oNIdOuU8ekqohnC2s8LEbmfbK+1LnOKT3uDulH2mC8Mr8wOf6ypPWpqUNtgTOOVVkmflOFTlCNOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sGT7f9f6ionItdWDsRmqGZGyk8+LLofWhC7Kl/ZQ24o=; b=dXb9dfmmGzeZbKpRfnjbybWNDAx+d2ncalJTPhaBD1F+lE0vI36Dfsoz5GkyOARY52xb3M4qhUB9rvV7N33eP5/mSvkFaw+aTRBIgyME1lwbTWaye8RKZCBWhqCACUsuclHUJjR91e8D8rNhcKDSe9t+JDCpxq8MzeNrI99el6q8F9a14WrXSRGMnuZVqKjpXsx5ZHDIasyA5uDYZKcCnIvYiP15C5jU4h7YZ9BwyjSD9Ab5kvZAg/CNnq3TXqSlZHugWYf3RviaxY6Vy/N3wlFp6RmQNLwk6poV6VdaI4pPWlaNsQl39R6NFNIQbobjnBH5XowWqV51QVJ9tUl23A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sGT7f9f6ionItdWDsRmqGZGyk8+LLofWhC7Kl/ZQ24o=; b=LAbLNKasWFt839r/a+s8qaouXq+/GcalBGVWVC9vtYr4NbsFdTeElfapHMqNEXWCyaSDlFaf8rENYIucU+CyJAfR3LDZWM3jfMkUnLX2UMnC0T6bEx0BbzoBv1JZ13dexlqzLXGZ3bu3BAhKRnhB0So/auK/oZQB2mU2rh4r7iM9R7mQiVyMZQKwxd8ry7b1BmvxfS2DSNLjsu4R8dneYeDUgHXPrOxMi1bVJInIakXNXCuOdbuhtzd2uqVrmdM5pZEp0Y7KsrQcp3+4HSk6NoA0MuiAmZnfKkpqqP9fbU2U1hhbayzJbMxY9Tio4BsEk63ShGUS4d01OW9+RmIZ5g== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:49:58 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:49:58 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v5 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Tue, 26 Nov 2024 13:49:38 +0200 Message-ID: <20241126114940.421143-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BEXP281CA0013.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::23) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: bcd0cf8b-f4ae-40f6-eff4-08dd0e1073c7 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?RzZ5T0s5SlA4dHphb3MvQ2RsS096L3YvSTNpRFVEWkk3NXNnZjVjRWlqOVRu?= =?utf-8?B?T0diazZDdWxPYTdMSHpWYzBhY0lROEN5MUJLTml6dE1oWW0xZlRmOTJUOXlk?= =?utf-8?B?dllhdlQ4QXRscGFkVEUzV05pdGp2V21FL1lON2xYK3BqZk4xcWJMbkl5Si82?= =?utf-8?B?SUJXWGZINkgwYUVTNmk4N1VmTk9mTCs5TEhzbVljOG5qbkFkWmhoQ09zS0tn?= =?utf-8?B?M0JSNVRwM3djK09MT0x1ZTcwOERMZTF3THNaMU45TWRYbVZyUXhKK3F3WDIw?= =?utf-8?B?Wjhlc3lwQmdZbHZWMExwQ0QxYk1Pc29LVDFHVWhPZVFoUWFiVWtjVXdUdHFN?= =?utf-8?B?MjBMb3pQUjFvb3JwRmhxMlBJbld1VlpySkVkQ2RQRDlBdFJEa2tsQzM1MEJL?= =?utf-8?B?QVlZZ0FkK3A3OGhLRTMreXp3c1AvVHRKYWl0bDBRUXRPMVFFTFYzcWdNRFNP?= =?utf-8?B?bVlJZHM5aytKKzBkbnpPcXdSd3lwbkJZUUM0RlQvYjdzYjNvRzZGN2FyR0xW?= =?utf-8?B?Tzh5TU9Oa3FGamk0cXYyV2JweXZUN1VXRVZ3cm1UTlgraGgxTXRNUzU1bmRC?= =?utf-8?B?WUhKS3FPOGRlSXgwblBKZCtMTUVVL1dvRlBsanVZbUltNEYwci9xV2dlTWsv?= =?utf-8?B?MHUydmhGcTg5aHNrY2Z6VTJxTUl2MkpqV0dGU3BaY2xYM0cxekhFYW1STG5F?= =?utf-8?B?VnVpM0tJMWlCSENCbzJuL1JvcGV5YmNKN2tWK2ZSc2Nta3NpWCtGNlRBeEhs?= =?utf-8?B?SFlnWWZnTmM1cHptN1pjSHY0bDJIUHBQeWFWYkRQc0NlR3N4ckZSOHQvTE9S?= =?utf-8?B?RmEza1cvWmQxKzFJN1hBVStXcE9QUGxoT202WWxzczNBNVBtKy9lbU5aSisr?= =?utf-8?B?SGlqYjk5cG5BY0lhcWxpUGM5RGRPRzlwai9ENVZhcFdEZ01Oc2JVY1BGN21V?= =?utf-8?B?Y3crNEx6dENCWnZCYmdBVEgzT0NGZ1QrMWlNREpvcmc3MWJ4KzVzWlI3b01B?= =?utf-8?B?TWJQbTd0SHR1alBuZ3A1djBqa2VTLys5d2J0a0dxbzU4V24vQ1RRZU0wRkxT?= =?utf-8?B?aEVkb1NuMGVKYWRsa3pRejBJT0ZIMmxBOG9YaFAwNEdEdHFCL0N6c3ZLOGlw?= =?utf-8?B?SE9tVGtyUmRkeThzL25aOVhiT0E0ZitUV2t3M2RvblZDOWdFRGF3cHRuS2ZM?= =?utf-8?B?NmhkZXA1K0lialNQbHc3MmhvOUpsbk5ZR1lick5PcTVMdTFiV3I2Y201a0RX?= =?utf-8?B?dEZnN09wYUtxZVh2Z3pwa0hoTUtObnBVOFBQQ0FqRnBaWHplSFRLR24zYXpH?= =?utf-8?B?KzR4ZWhrcnpSMi9keTBKSXA1MEVQQmQ2bGdtSlBIVlNMWVpjYVlWdkZCcHMr?= =?utf-8?B?UkZtSDY1bmcrWmZXUkhYWFoxdExrUWtxeFVEcXYxUTV6ckF4R1VEdWNGZmVy?= =?utf-8?B?YUp1QjVRcG5RMmV3a016UWtRdmx6YmVLZXZ6cE1kcU9hQkZIekdrRW16SmdE?= =?utf-8?B?STIxVnozeUxCS3lwd0ZVdkhZUTIxcEFRTzdsS2ZuUXdQeFdWKzJ3OEZlWE5Z?= =?utf-8?B?SVptcjRSZzBtZUJHM1Q3cFRKN250OEFxOFhzcG5iQmp0UlIxbDZ4SUhpb3Ur?= =?utf-8?B?d1hPckQ1R2lMOFdIckVOS3ZLTDFGS3NRVDVnSEtSMTFRZnpiRVdKQmttaldj?= =?utf-8?B?dUNlamRBM3h5MzhFVExJTVVoTFJsNnhkUnZqaVROMGU3YXVuSllHdlhpdGJy?= =?utf-8?B?eThUSktuVk52Y3k5M0lQWGpFY1lyejNqRi83TkJUa09KZjdYY05aNmg0QnZJ?= =?utf-8?B?bUtxVkVTZVlOT3EvTmNyZz09?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?byt3UkdoNlJVUWZ2NUdMMFpVb0N3NU10Tzh3Y2lCSEpUVktvU1FVZit6TDdv?= =?utf-8?B?ak00YldLRkkvNkRMWGthWTNuMElxNFdYVjFzZ21FaHorcXFxdUNTdFZsQzZW?= =?utf-8?B?Q011VC8wVnF2N3h3Z3pPQksyU0lDMGZjQzIyYkI4VVVsc09LRjJ5N0loekE5?= =?utf-8?B?YUN1QVBtMDU0K3VhOFRCd2VGQ01jb1lpZXE5SFU0ZGZCdHlzbWxia0ZiTXU0?= =?utf-8?B?Uk1EdDc5NWNlSDZkRmhyaTdaYVpmRW1zL3B3S2hhNHBnSnVlL1Q4cC9SeWlR?= =?utf-8?B?TlRkaVdteVB6N3J6ZzNINzVpSXduZ2hVQVlpTGQxSE96M1JIN08vNWRocXU3?= =?utf-8?B?OEVHUFFtZCtialhXSHAyckk5cmJySDRpaFlPZ3R6Nlg3OCt5WnJGaStOUS9i?= =?utf-8?B?VWpySlVmUHRVTXhJSFJVZlJqZWJMenNKeWZhRmphWFpWdzhRRXNCTDNVUi9F?= =?utf-8?B?U0V5SHFJbTRoWkdFTVhaeHRjZ3Bzb1hnK3JoT0gwWGRNYkxWNC9LMEU3L0ZX?= =?utf-8?B?Mm1mMm5HcmF1dXdZNC9FbGJNNjA5b1FOWHlGL1ZoSmVsYXF5Q1lXZTZxb1o2?= =?utf-8?B?clpTczZTVHJwL0hOQTY5ekJTMjg1VHZXbEV0L0Rod2NGU3p5WXJWanJqVVo2?= =?utf-8?B?dzhaZWdVQUVYRHJhd1RXYmE4dXlTeXJNOEU4SHBUVDZ3MmI2VWxZbElZR29Y?= =?utf-8?B?SENzb0FZd290UVV1aWw2YTNRTjFLeHhPbjRkUDVKQ2U1aS9zMlpxN1JQZHAx?= =?utf-8?B?QUxtS2s3L2Z2Z0ZSaWZYd1FSd2k1M1Y2dUFROHBxbkxHK2tMYW1xM1gyL0pX?= =?utf-8?B?dVFNWnBMRXNUS3IvZStRYWszTXlFdHp0cldXaTc2dU83cEVGNkdtaEZiNncx?= =?utf-8?B?ZlNOb1F3bHNLZWVzVjd2K2h6K3IzM1RRZjA3VzlCTWRwZEM1VldjL0ZPR2NU?= =?utf-8?B?ODdCcW9oRmtSL2VremJuZHdXWjJiMlZIQk9TdGpUdXF4MmVsR0FZbCtsOHND?= =?utf-8?B?MlN1VG5Vc3FyNXVhSXl0ZUZRajRKZ3UvRHJEclRGU3JZVG9sWVVBSGs0Q0J4?= =?utf-8?B?RUpVelJ4NHptLzA3bUNPYkJ5ZUtVMEpHbC9xSkVrWVVMRVdLT0ROZDFVQSta?= =?utf-8?B?dXV5Mm42WXpIKzlxSHNpbXltVk1DM2hSYnI1ZzFzMk5WK1gvSW5XdmJtWnZm?= =?utf-8?B?SDMvc1d5WXVWRExBb0ZKUlBPYzZTRmJscUxySnZYSVhyUUJSTTNzcEJjajN0?= =?utf-8?B?QzlCN1pVWTZNSkY5YzJlSUdYVTAwZkdIZFJab0orU1ZPRlZrOTF3SUMzdjVC?= =?utf-8?B?dWwxbGhlRlBtY09CWmhjVzR0bEptQWxxMmtkRGJyekJZL29qZFVzZFBKNzM5?= =?utf-8?B?MjFLc0VkYW15Y0pja2JTTFZTeFdEK0k5MERjQ2YvSkF4MVR5aW91U0VMZnk5?= =?utf-8?B?VXpIbVNHSXFGTWZhUndvemVCMkR1SEFFelJLUFZOM0VYdVQxT1Q2dTcvT2lV?= =?utf-8?B?Y0xxSTZKT3BsOG1VVDIvTDhTWHdyY1J6UC9xN3dVZCtWRzFyTGxpd05nMEtq?= =?utf-8?B?Mjl4djhFTThaMHZOSFVkazZvaHVMZ01Nc1ZRU1c1Sk9QWm4wcTF3OG1zRmdZ?= =?utf-8?B?bzhwM3I2WktGTjd0eG50c1FpZjQrWmtEYXFyamQxWEc5amJ5M0xrN2xyOU5n?= =?utf-8?B?QmZzVU9CUEJJdUZ5VnBzMUNtYlB6UGkwQkpBOU1XUGxZTUtpSUg2TTJ0L0dh?= =?utf-8?B?VWFWbk1ZVzI5ZWI2NU5WYks3Lysxb3d6WWJFRVhsU29kMi91TUpGOWxIOGhN?= =?utf-8?B?Uk5Qc2FacGxRN0lnM3ZXbkI2ellKQXc5MnhiekZKM2MvT1pUbDB2WUp2S0dx?= =?utf-8?B?Mzl2dHhRQmNoS2ZtQnZaeHR5OTVvb3VkRnNXKzh1ZXd5cVZRL3ZXZzJnZUF3?= =?utf-8?B?dlZCS1dzRG9jc0Z5WEg4M1FIU3ZoeklWNGhMbG14UTBJRUhhSWNxZTlQdTlB?= =?utf-8?B?WWhvUUQ5R1VFNjhXVm5KdEZVemNGN3NqMEd1LzRlcUhtYTdySERnSEpOQzBI?= =?utf-8?B?czdzcUo2MjBFU0pyb2JNKzAxWXBGd3g0enlNQnBiQ0pFb2toY3B6Y2pTMVRY?= =?utf-8?B?eFRHcWNlTGlpK2hTNk9Pb3hNMUc1VVlVK1BOUVRSZUdPY3Q0UEhUNnFLZGlr?= =?utf-8?B?OXc9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bcd0cf8b-f4ae-40f6-eff4-08dd0e1073c7 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:49:58.2726 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: PZAYSRywo//xYG73V8DBlaFuOXdZbiFJ0F+37R+BS+iJ/aZEJNwwmaJC1JpkByNhG+qd8G5WkWoaqs7XYfmTFHroCekp2Bxv60lkQyJJFFk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. RTC tracks clock time during system suspend. It can be a wakeup source for the S32G2/S32G3 SoC based boards. The RTC module from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 554 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 566 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index e87c3d74565c..18fc3577f6cd 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2054,4 +2054,15 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". =20 +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 8ee79cb18322..a63d010a753c 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -158,6 +158,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) +=3D rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) +=3D rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) +=3D rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) +=3D rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) +=3D rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) +=3D rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) +=3D rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) +=3D rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..ad78423783da --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,554 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_OFFSET 12 +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) + +#define RTCCNT_MAX_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +#define RTC_CLK_MUX_SIZE 4 + +/* + * S32G2 and S32G3 SoCs have RTC clock source 1 reserved and + * should not be used. + */ +#define RTC_QUIRK_SRC1_RESERVED BIT(2) + +enum { + RTC_CLK_SRC0, + RTC_CLK_SRC1, + RTC_CLK_SRC2, + RTC_CLK_SRC3 +}; + +enum { + DIV1 =3D 1, + DIV32 =3D 32, + DIV512 =3D 512, + DIV512_32 =3D 16384 +}; + +static const char *rtc_clk_src[RTC_CLK_MUX_SIZE] =3D { + "source0", + "source1", + "source2", + "source3" +}; + +struct rtc_time_base { + s64 sec; + u64 cycles; + struct rtc_time tm; +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *clk_src; + const struct rtc_soc_data *rtc_data; + struct rtc_time_base base; + u64 rtc_hz; + int dt_irq_id; + int clk_src_idx; +}; + +struct rtc_soc_data { + u32 clk_div; + u32 quirks; +}; + +static const struct rtc_soc_data rtc_s32g2_data =3D { + .clk_div =3D DIV512, + .quirks =3D RTC_QUIRK_SRC1_RESERVED, +}; + +static int is_src1_reserved(struct rtc_priv *priv) +{ + return priv->rtc_data->quirks & RTC_QUIRK_SRC1_RESERVED; +} + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return div_u64(cycles, hz); +} + +/** + * Convert a number of seconds to a value suitable for RTCVAL in our clock= 's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter past the + * 32bit register range + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 delta_cnt; + + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, RTCCNT_MAX_VAL)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt =3D seconds * priv->rtc_hz; + *rtcval =3D delta_cnt + ioread32(priv->rtc_base + RTCCNT_OFFSET); + + return 0; +} + +static irqreturn_t s32g_rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv =3D platform_get_drvdata(dev); + u32 status; + + status =3D ioread32(priv->rtc_base + RTCS_OFFSET); + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static s64 s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u32 counter; + + counter =3D ioread32(priv->rtc_base + offset); + + if (counter < priv->base.cycles) + return -EINVAL; + + counter -=3D priv->base.cycles; + + return priv->base.sec + cycles_to_sec(priv->rtc_hz, counter); +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + s64 sec; + + sec =3D s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 rtcc, rtccnt, rtcval; + s64 sec; + + sec =3D s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled =3D sec && (rtcc & RTCC_RTCIE); + + alrm->pending =3D 0; + if (alrm->enabled) { + rtccnt =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + rtcval =3D ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtccnt < rtcval) + alrm->pending =3D 1; + } + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enab= led) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |=3D RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + u32 rtcval, rtcs; + int ret =3D 0; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm =3D rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret =3D s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt =3D rtc_tm_to_time64(&time_crt); + ret =3D sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is set too far in the future\n"); + return -ERANGE; + } + + ret =3D read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) + return ret; + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + + priv->base.cycles =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec =3D rtc_tm_to_time64(time); + + return 0; +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &=3D ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |=3D RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int rtc_clk_src_setup(struct rtc_priv *priv) +{ + u32 rtcc =3D 0; + + switch (priv->clk_src_idx) { + case RTC_CLK_SRC0: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC0); + break; + case RTC_CLK_SRC1: + if (is_src1_reserved(priv)) + return -EOPNOTSUPP; + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC1); + break; + case RTC_CLK_SRC2: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC2); + break; + case RTC_CLK_SRC3: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC3); + break; + default: + return -EINVAL; + } + + switch (priv->rtc_data->clk_div) { + case DIV512_32: + rtcc |=3D RTCC_DIV512EN; + rtcc |=3D RTCC_DIV32EN; + break; + case DIV512: + rtcc |=3D RTCC_DIV512EN; + break; + case DIV32: + rtcc |=3D RTCC_DIV32EN; + break; + case DIV1: + break; + default: + return -EINVAL; + } + + rtcc |=3D RTCC_RTCIE; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops =3D { + .read_time =3D s32g_rtc_read_time, + .set_time =3D s32g_rtc_set_time, + .read_alarm =3D s32g_rtc_read_alarm, + .set_alarm =3D s32g_rtc_set_alarm, + .alarm_irq_enable =3D s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + int i; + + priv->ipg =3D devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) + return dev_err_probe(dev, PTR_ERR(priv->ipg), + "Failed to get 'ipg' clock\n"); + + for (i =3D 0; i < RTC_CLK_MUX_SIZE; i++) { + priv->clk_src =3D devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->clk_src)) { + priv->clk_src_idx =3D i; + break; + } + } + + if (IS_ERR(priv->clk_src)) + return dev_err_probe(dev, PTR_ERR(priv->clk_src), + "Failed to get rtc module clock source\n"); + + return 0; +} + +static int s32g_rtc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rtc_priv *priv; + int ret =3D 0; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data =3D of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return PTR_ERR(priv->rtc_base); + + device_init_wakeup(dev, true); + + ret =3D rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev =3D devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return PTR_ERR(priv->rdev); + + ret =3D rtc_clk_src_setup(priv); + if (ret) + return ret; + + priv->rtc_hz =3D clk_get_rate(priv->clk_src); + if (!priv->rtc_hz) + return dev_err_probe(dev, -EINVAL, "Failed to get RTC frequency\n"); + + priv->rtc_hz /=3D priv->rtc_data->clk_div; + + platform_set_drvdata(pdev, priv); + priv->rdev->ops =3D &rtc_ops; + + priv->dt_irq_id =3D platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) + return priv->dt_irq_id; + + ret =3D devm_request_irq(dev, priv->dt_irq_id, + s32g_rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + ret =3D devm_rtc_register_device(priv->rdev); + if (ret) + goto disable_rtc; + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static void enable_api_irq(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 api_irq =3D RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |=3D api_irq; + else + rtcc &=3D ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int s32g_rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv =3D dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + u32 rtcval, rtccnt; + int ret =3D 0; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + /* Save last known timestamp */ + ret =3D s32g_rtc_read_time(dev, &init_priv->base.tm); + if (ret) + return ret; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + rtccnt =3D ioread32(init_priv->rtc_base + RTCCNT_OFFSET); + rtcval =3D ioread32(init_priv->rtc_base + RTCVAL_OFFSET); + sec =3D cycles_to_sec(init_priv->rtc_hz, rtcval - rtccnt); + + /* Adjust for the number of seconds we'll be asleep */ + base_sec =3D rtc_tm_to_time64(&init_priv->base.tm); + base_sec +=3D sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + /* Reset RTC to prevent overflow. + * RTCCNT (RTC Counter) cannot be individually reset + * since it is RO (read-only). + */ + s32g_rtc_disable(&priv); + s32g_rtc_enable(&priv); + + ret =3D sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return -ERANGE; + } + + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + return ret; +} + +static int s32g_rtc_resume(struct device *dev) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + ret =3D rtc_clk_src_setup(priv); + if (ret) + return ret; + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings. + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} + +static const struct of_device_id rtc_dt_ids[] =3D { + { .compatible =3D "nxp,s32g2-rtc", .data =3D &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static DEFINE_SIMPLE_DEV_PM_OPS(s32g_rtc_pm_ops, + s32g_rtc_suspend, s32g_rtc_resume); + +static struct platform_driver s32g_rtc_driver =3D { + .driver =3D { + .name =3D "s32g-rtc", + .pm =3D pm_sleep_ptr(&s32g_rtc_pm_ops), + .of_match_table =3D rtc_dt_ids, + }, + .probe =3D s32g_rtc_probe, +}; +module_platform_driver(s32g_rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); --=20 2.45.2 From nobody Wed Nov 27 00:30:39 2024 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2071.outbound.protection.outlook.com [40.107.241.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46E0D1BCA07; Tue, 26 Nov 2024 11:50:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.71 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621807; cv=fail; b=RTCOh1rjxacszWXDNuj5FZ5VwjGE8zpRTWEeLRTlXo8aua0+e3A2lr3ZtEyQk+X2GBXOqsWOxuH4ZmWcjGycKQfnwr62suSIDKlm2fCQ8KdRTo8mkPLTDRb1Cn8lZmBzjwvi5EEIbBK2uMCgdVheCwSW4Lh1moF6TCIyza5XXn4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621807; c=relaxed/simple; bh=2Ti9IA4q8+V6XEthcD+R/VQdUVoYnfSq6C++L4lt5Ks=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=E4hKchLGw4oKIK27HKiK82KVa5f0hK6vk7tayJMsvmzcMor05alxWa+EJDHzZCA8bUfny7SFf2KieMUZr3gqwioYsSnGmf0eTBriJFmiYaygKFUZoVmGwi4Afluy5FbMhRDhQ8oL4JcXxKmE8ZxrFyL/O/lPWe7y4rZYa9wY9eE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=oJTnyl+I; arc=fail smtp.client-ip=40.107.241.71 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="oJTnyl+I" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=bKj8qA39R6mtgOUcN30dJQA+CWF3G8mD/NfdSvfh/iQEFg647EtepY3ckP3NSKFVpnPGIifjE5ypPaqo8J7FnHbCgd7MPKsmE1JZBB2FU84lFfFr9mrPoriTcE7osV3hUGC58H9AnzH6tqEb77zYlAhauRl2QZ3k61+lfeJl2OIZ93Z2TFMyi3xY1pWzX17TO1YBdrmnqvl+pmM1M8RzZ7mIMOYTDGmSbzhlMiU4jeLkVsNdNCmzQExvtcVE+2qSwEnSNdz9et0B7hBcWVvfs6PvzQqt3SWr3CEitWM0uCLOegzMQWIOhnv1tuCcebcW6WQ0nvE+QDuBVvWH9uLx2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=IpcKct8OJzusN1EL82Y/RppxVKKKSW/aLqK+JUEnURs=; b=BgWADA0R19EMjyM1ponIF+CeUnUHwVXf9avlqRaZOkxKTYyklCFzYGcTm0JXmPH5YPd1VxqU9g0q9170++9O50MA+gacYRHafg2dxyHgQiCHxJCcFj7ZG/wEm+8OUREBSaFxW2jGyk5S+OW/pDi9LyI3pZF6AgXXdYNH8AlBj7kNTNrfYkdQ++VN1ODqqPV+qUONazhcCLib1Pbuy9mG7KDfIhu5h/4qDQUrkb4193C4ulCLVunbYGmI4jtL4gc4TNQebH+ohAnzLI8JxVQRZp8IvRvO9bBF5QS1XJ5P+OUqt1DO39+3GKKiUjiEXvade71Du1eT+h+oLj0901qnwA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=IpcKct8OJzusN1EL82Y/RppxVKKKSW/aLqK+JUEnURs=; b=oJTnyl+IzuIzGf1T8SGWONAaZ4i/A9VEkpt18mrAyS3roIziWEC4nLDVz3ysK1qG7ez0UjExaL0vhkzy3M0kW8waNwh7zUMOPbWcCI68AjbORF+ecXwWxeG4A0rvD11vtCjSMcogDGBSWEUc3RU2o0o435NDEdl/m3sg5uFbr/29Mu1GThgeXbmUa56k8QlGA4+YbcZTVXPY5XOctjy5jrjODTDtZe3C4eQdLHzVaOkSjiJL3OrSqSXYwQPqrAe04CfcYs+WLKAQ/p52kNGiYgFC7or93W86BdQBKc5l3uX9fCZM4+qTv2UFg7DVsXLRCEbeE0vF1VjVmL04OZbJjQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:50:00 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:50:00 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v5 3/4] arm64: defconfig: add S32G RTC module support Date: Tue, 26 Nov 2024 13:49:39 +0200 Message-ID: <20241126114940.421143-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BEXP281CA0007.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::17) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: d8ea88d5-8e25-4c20-d044-08dd0e1074e5 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TksydDk0QUNUNFdydmN2d0l0VWlYaHhGMXlvd2RiRm0ySHl4L2htbjBDR3ly?= =?utf-8?B?b1h0MU9iN2c5My92TGExOFhtNFp3RmVPNU5CbmVWM2xqaDFwZVh2TXZRTTdh?= =?utf-8?B?dTJSdWhzQUlla04yL3RzcFJtdnVOY3V4QmZjTmRTN09RZGw1REM4K2JIa1RP?= =?utf-8?B?R3FPWnhIY2M5ZlV6RDNBNEhFQS95WkoyZlZGRWE3Q2ltcHdGQmNtNGFPUXcx?= =?utf-8?B?aUY3RXhGcXFsc0FCOWVmcDgzQllGdlhkaDM4Rk9iRG5RZWFqTjI0MmhpZlI4?= =?utf-8?B?YjVRQWJhSTJDV2djQjE1aTRkMGkyRjBGa291RVRQK3FrYmNjTHU4NjBHclE3?= =?utf-8?B?WUF4QVJHcnhVQXVYdkJjNHo1UGlwVmxNeE81U0dwWEc5aDJjbjlyRnhJSEFE?= =?utf-8?B?VTdvRnpJMWI2T01PcGI3TWQ4ODFSUWZ4YXFJLzNpeWxEY1lYbUxxOTcwN2Rh?= =?utf-8?B?TktXMXkyMHhtOEN5MVQySVdEbE9OSk93VTlBM0ZmcFNwcTRJODFSZlFHVC9V?= =?utf-8?B?dzVhSXd4VUoxTXJsdWFvNGNJR0R6ellWZlhrK1V2TnZheUFQUHR2eXRkZXhs?= =?utf-8?B?K3k1R3MyRDBmNXFVZDFNekk0QXdTaUY3S3BOcGI0emVWc0c3M1h4d29jemxo?= =?utf-8?B?WU15RWR2NkpRMU8wU2pZZ1paaC9Vb01nTFY3V2VaeldiNHJsNWxRSFp4a1JJ?= =?utf-8?B?Z1FNZi9yOE00MGUyWjJTaGZzNk1jQTVSb0FVSVdla3dZWkl2WEc3LzhtZTdk?= =?utf-8?B?TWNlQ2JKWHpYYVNFYUN4ZHc0NnpQTjQ2c3VpRGhKOUZHdXFCS1lKdTNlN0Vx?= =?utf-8?B?eGNHVnNUTnhEUFk1MFduRW9ST1lURHZkdDBJMHpEVWFxbFNWMHdZUEMxMW9T?= =?utf-8?B?bmw1TlE2blV5eCs2aG9XVU9TTUVhNTljdVFNbmh0YnRCT0NWbXNiZHN1RFlv?= =?utf-8?B?STBWbjdqMlptVm12enpoMlVrZ1NINWtoNXFkb1U4c1VEWUNzdHNzV3lCODVl?= =?utf-8?B?OG1XZVVqU08xUGVJT2tqZ0tiTnBGVFg0MW9GNnVzZDNQNml3blI5RWQ1YUp0?= =?utf-8?B?eTFKa2V3SjRuclBPNVN2bGJKb0JXRFROVCtlWGZrc2JEMmxqcVRBZDUyd1Jo?= =?utf-8?B?WUE4bzBHU3JNeHhiZ2dhVmIwVHB5TVA1Yk9HV2dUTkVWcHN4aEN6d2xVckRi?= =?utf-8?B?aFdIMlA5VlhIN0ZjdkczWjdPaWJudjdCdVFUcHVIYzBETDdIZ0JGd0t3TGR0?= =?utf-8?B?bWtPVndzUE1RNXJlelU5S1BiS3lwK3VCTWhJYUN4ZGlob0ZmbC9ZWXJsdi9s?= =?utf-8?B?T2ovTG5yRWhzY2J0U28wMDBrVFNQYVNVTUNWNXRUVmtIdnM2QnN2NXkyVzJB?= =?utf-8?B?QmRRUGlRVzVTdDcreGN1QU54QmdTblZKU1pveHcxVTA5bTE0dEpEcXZjNVdQ?= =?utf-8?B?SVZxdC9tMmNyZDFQMy8zem1xSGxFbi9pT0dDUmdXOTV6dnV1bVZlS3pEOFVG?= =?utf-8?B?aEgwa0Y5SFgvUDFIa0xxcVptVU1NRmtIS2hxcDlWWkIrTVB6T21IbE5Ta09s?= =?utf-8?B?c1J5eUY0NE4xRzBUZUYrbDR6WUZ2MWNTREQzVEFGZDlpV2V0K1o0dDZEQ0s4?= =?utf-8?B?M08rWVRNWE1wSytSNzJOdXN3UDhUeUxDQ2JyenZyWUVVRktxWGk0TEhkZERU?= =?utf-8?B?QzFxTUFwTTBJUUNSUzVjOFhiM1J0cnNyMUF4NTJGTTRydlFTdzEwNnBKbzNW?= =?utf-8?B?TkRKZ3FqNmlQMDdWaU9TS3RYZWdLOFk2WkRPT0E2Q2Z3YVBJODVndG9JNVVo?= =?utf-8?B?Ykg3MGdJUkg2ZjJ1UlkwQT09?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?NEUrS040WEFHWE9nN1FENXpYaEFaVzZHNmRxRVBIV2FQM2dFR3FYN1JzV2Fj?= =?utf-8?B?MlFLTDE0NDZnWFltLzkwSmswOFQ0NCsxZnZDbEFFNHpNM1JrcmpPQ3ZHWi9z?= =?utf-8?B?MmlqdlJSVkpXTElKZnBxaEEwczF1eGdvVEhrQ09FV0hiajAwQ3hoN0d0Y3B5?= =?utf-8?B?YVVleUVkRGQvc25oeHFEek1tMVgwN0lXNm03Z2lvV0V2VUs3RXNoTmEwSXF3?= =?utf-8?B?ODJSYUdXWlR3dGI1c2R0N2pBcjJzU1llc3RGTjJwKzhjTGZ2NVFDVzgwZzVE?= =?utf-8?B?U1RIMWZHTkxTUGRHVFZweUoxTEJtaGxPaU9mTktmYjhkeUdBclZhTXdLR3lr?= =?utf-8?B?Z3g4enN4ZS81RmRGb0hEbU9FdGVrcGUyOEJiVjBTZStsWHNGaTVsM3ZKMG8w?= =?utf-8?B?cFpqbFVLVWg4ZmEyNngzNVBLU2g4bUY3NE13NndJS21wcWVpb0lwS0lDTWxr?= =?utf-8?B?MGpvL2MwTnhsaC9kY1REb3NwVXhCb2NLSWgvVVExVTNWV3dtekRqTmh1Znd3?= =?utf-8?B?VGR0MmhzbHFob2JGWWIzVmtpcEc3NlUzdlR2MVZrVFk4SEd6T2pXU3hCYThQ?= =?utf-8?B?N3AvMG01d3Jla0VHcktlR0tyQ0VjZTlUWkNzd3hIdjdoSEZsTFJXWi8wcCtx?= =?utf-8?B?SDMyVDBJWTduS1UrOFlGL1pJU05WTEt2TURLbTlSVXAzd0x0OGZxVzdITDNx?= =?utf-8?B?TUZpRVpIcmprYjgwRC8xczVwVmpBTWxYNFUvV3ZEdkZlWFVjQmlyQ3FsOWlK?= =?utf-8?B?eHY2VDQ0SktTNXNxNDdOQldwN1JPVHpuQVhhcFdqWThyQ3pZcWorMUpBQmlu?= =?utf-8?B?TGdhcElIYXpvWjJiWkhXUnNidXNzRFdlQ1M5b2FOS1g1dndMelo3bjFmNVlM?= =?utf-8?B?S0RSdXdjcUZsMXpSZDNzRzI4WXl6MDJqSzBsMC9iREpxbDdZd1BCU0tleTVN?= =?utf-8?B?b0xFTUdBNW13SFdidzdGTUVWNDBiMmdSUGhaNlBpWkRBdEYyODhHU2FUTnMz?= =?utf-8?B?U3JSS2M3NTBCTmhXYk03UlpLVnBOUEkwbjM1aDNqWG9xS3lCNXpDb2NsalFE?= =?utf-8?B?Zk95Q3FWTHdrcjZabWwyNFVUN2dhdG5IUENWZkpuZjJ0RDB4RW41TnMzMU83?= =?utf-8?B?azlaOTY4M29yZU5QSllneCtWS3AzUUtRdEZ0aFYwU1NHeEZRaXEvMmZWMjY3?= =?utf-8?B?VjMrSmcvVDR3VXpIMGQvSWNqUytERDA2bXlwWnhiV0J1VWRMUlEwYlR3alR4?= =?utf-8?B?RlBqaVBETWdHTTgyV2tUMGdhNWxiaUdSRTlBa21IbHhLb0RYdlNWU1JrQ2ZC?= =?utf-8?B?aEJ3WWZabDhXamN0djRQaHJlSEtwalRFTDlYaHhMMkZQdkxRd1htaWp1TnE1?= =?utf-8?B?WEMxSFZ4cWtGVE9VTFNrVXhCUHV5VlRra3A4bTdRd0IrL1NzUEY1WlNLZlA5?= =?utf-8?B?clpSdG1DRGxpK1JDTjFLZmVua1NHdkZZc0RGSk5FV2FWRi9mejM3WTJ5VytK?= =?utf-8?B?cVRKUW84YnZ0TGdRNnZDSkpxdHVYU2NqWWhWeDVHdDVMcXJpYkdrWkgvRW5n?= =?utf-8?B?cjd4VzNjRE1mMjNOK0hQQ1lOWFd6aDgwaFVBV25XWU1UczhwdVhnclk5cnJT?= =?utf-8?B?VHl3cTlNcVJHbVVWU1p6R1dPckJmcmN0MEhLYkZTOGprczdDVThNV0lpblVE?= =?utf-8?B?S3czM0lNQUUwYnNrWU1iZXZJemE5WCt1cHpITHFMWkhZM29IL1RybkNKVHhH?= =?utf-8?B?L2RJUDh4N3E4SEJpOS90ZUhYekpoZHE3NnFQNktLTUNDTGZ5ZlB6Q2NWbEJ2?= =?utf-8?B?WWZYakVnOGFWbnlmeXhNWTUrVzYzcmZKbVJKOTV2U1p0SkttL3dMRm9iMUxW?= =?utf-8?B?UWI2U2tBQitXLzlVeStQTWw5OEpwUHZOYWJWNFZ3K2JoK3JHckpDcllsL0NQ?= =?utf-8?B?SlFmL0h0L0ozVC8rNlZEUnorVVVwODZmd0lRSjYzZ2l0QWdvMFl0cGh5aWdB?= =?utf-8?B?b09RNWFnKzFNUDZGcFhIV0N4ZFY1dWtVUWQzR01haWVJMC80UEx1QmNleWF6?= =?utf-8?B?d3JPQkd1a0h4YXRDTjNoRFNxMEJkYS9wUmFiV0k1L2cyV1p6NlYzOFRDSVR2?= =?utf-8?B?N0ZpNFBla09jNk9naVpxTVZvSVlzYUd5dEhWVmZqNERGZkkyMHFtZW82eXE2?= =?utf-8?B?eGc9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d8ea88d5-8e25-4c20-d044-08dd0e1074e5 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:50:00.1648 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: qjoHS5xSKubXsGlezRxG6RYJmiFisk7qDv6YLHyeus1tP/lriHhlKWcVMAGFVoQaQ81wYxephwW85Es8F95Kf6JqevWhY8KKX3mve4QXMO4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea The RTC hardware module present on S32G based SoCs tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5fdbfea7a5b2..584cef78c984 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1209,6 +1209,7 @@ CONFIG_RTC_DRV_DA9063=3Dm CONFIG_RTC_DRV_EFI=3Dy CONFIG_RTC_DRV_CROS_EC=3Dy CONFIG_RTC_DRV_FSL_FTM_ALARM=3Dm +CONFIG_RTC_DRV_S32G=3Dm CONFIG_RTC_DRV_S3C=3Dy CONFIG_RTC_DRV_PL031=3Dy CONFIG_RTC_DRV_SUN6I=3Dy --=20 2.45.2 From nobody Wed Nov 27 00:30:39 2024 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2071.outbound.protection.outlook.com [40.107.241.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8BFF91D4324; Tue, 26 Nov 2024 11:50:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.71 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621810; cv=fail; b=Qdo3g9RIDkHLyL4weZGVaG739fiukF2/Q5haj2w+Jtld9OnFf82dJrMazcgnqNflZY9/vZacobO/UGhzH2pJkSqLxfAKd29nwmygRh37RMaizmsLzV0cDlHYtz6jyesmB3Q6BStPnVVlLW+Nh1OgQnSz9PMxyvF/Gh6pIm2XMJE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621810; c=relaxed/simple; bh=29cp7YMCqHQRGq0isxS4uMh3P4LeDbfkrIl+b4C/9ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=tUPye6DflVfAeSNty9QKAkXAev5kcq/SWeYoc451Pi2NfKIYDXbL8v3nmBsZcqxSIIy6aBckfAXZKqwTFjCQwWH96zCIgvCfxwbPnCGT0K7Ch/SKZ3qjwcoPseas5TKW2X88dmGwAa0L4lRp93bhR0NNQRH2qT4OtuLmeURjt9g= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=PTe1CneZ; arc=fail smtp.client-ip=40.107.241.71 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="PTe1CneZ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=J8g6KjCAZjk5sJq3w0FiwL1dDJlUc3X2hvv5AlT6GwoGOSFeU6d9a4IVGJbAG9pbI/uZLJlDa6bxbXkKfbP9aVotU56cQM46rAdCrQuFM9WzR0MceiK1QsgA19Df18m1VKGKQvUcq89ldETyV5+wyofGT/ef9Vy1toLW/HkUr5tEanKVZa0cGxLjWxXZMXPRDLQXOLk4YQoEvXSZAVOGnROLRTDj6o58Ulu5eIFHq3AwnvcVse/8DV2uoWMLqk0P6C/yAsIE8BDdwLIL8cj6z8XgRfvX6efll8LNRp8x5ZFp/iwMSUbRU8T6VOFnCxqLIiVq7UdzMwMWJWuDjuMLbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=xQQrB/MxFu4WifoId+3Z+DtGCNrCx0/4deahkxqPd8GHJw/o1XFgdnPWQv/Gl/60GH534m910Op3Th9Eez1YWwaDL/FTpvOxTeOaJq5DUPTbTWP7piVkLKgANltp45HflMkdE9x7OTfHwGHbQKBcSbDVVPKluyLKZcwLFhvIPPmi601F5k+bA4nxgKVZTNfuZ76RGyuUUFIU3OifPhtdDAtx+ZvSrR7F/5u80Ww4dIj6zXREDPBugO11A1VhPAc5xoP3qC+KofdqDlhXpB2M6+CB1eXBhbYW6puC1rnmqtxJQJRqP8DDJW9vndJxpzQ/WK90LKug3XYjY1E9dRhg5A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=PTe1CneZwaj9qcQot+buXKJzvBCXPIABUIncHgnZC2AjPww8vfHo+dMKPPHYDWmGi6lm2MqHz5e7pkzcgggYybikpxaodChJa1OKbDIkbHHg2S/ppIXT6azTyR2+oB4QNE2weJR7xAx2C3bYWv2kR/P45ShOTJnomSxtRYVEjSeHeuRUIjgY8+mpl1u0ZJKqzoIioKqiWsHybyCYvXbQJEBJ4/d2aM1Euds9J8bO4UrBMvDWHuw5pN4hRecoe+Fw+OAa44ULoQnaUlotLoix5L65/6UWvQXPGbG0KHWiw7uckxwevWLMTmluhXrMYHnPsUXcWzxLyq114ktwxYs3+w== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:50:02 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:50:02 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v5 4/4] MAINTAINERS: add NXP S32G RTC driver Date: Tue, 26 Nov 2024 13:49:40 +0200 Message-ID: <20241126114940.421143-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BEXP281CA0010.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::20) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: 9e826626-c862-4e0b-a45b-08dd0e107611 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?YXNDZlcyNUlTRlFRajFWSmpyYk9DOXBvRlpUOFEvUEQ1d2ljclpsbXRyN3Ev?= =?utf-8?B?RWo4byt4YzVYUTkxRFhaUWRrQ1NVMC9QVEY0bDBBdnA4czQ2b0p4NFlXM1Zu?= =?utf-8?B?Wjh4TWQzYTBIeStTeFN1bXlKVzVjdm8zZVZRemFCOUFBRVdNVTFqVVZxYVNt?= =?utf-8?B?KzVGVzBXeVVFdmczelZmUWtwdnJWZlZnMXc4dGsyV0dYalR0MlhqY1lsQzhu?= =?utf-8?B?YnIrbDlGUHpoV3dWdSswTlFzdnl4TXI5MlJTTFFWQWJ0bEhTU2RUYmpKVDhq?= =?utf-8?B?SkVkdzBiNkZQTXFPM2pTOENTanVrRjBvSTluY2MrTVFiVnJlcFMvRDIxTURL?= =?utf-8?B?NUxDQlo1dTZUanlvZkZ6cHJlRzdFTCtVdWpENWt0N1FVcVRGV2Fyb1BuNWxR?= =?utf-8?B?ZFM4dnBxai96Y3FTdkJuWmZINkFqTDVOSlRRMXlFekVvRm8rdCtiK3VMaWg2?= =?utf-8?B?dWpGV2pFdmNvUkp1SU9uS1l4K1NVam53cDhvd0FueTU5T21Bbks1SDdhWlJu?= =?utf-8?B?eWovbEg0eGFDRnNtT2VQTldaWFhFWVR0YjZkdHR1WXFObVhUR0dZeTFxUXZh?= =?utf-8?B?RmRoV01MTUtQdFFVcnBZSE56ajIyMVNuMnJFS1ZicG5rQ0NtTGZyYzlUVGVI?= =?utf-8?B?WVU5RThTK2p5YWRUV1pvWStOaVc0VVpONWdGRWRtd0RXazNnaVE0VmQwNGh5?= =?utf-8?B?WTc0UmtuTlZBSzFaSVV2aUpHU0dtajNFMGl5UFdDOVpkSkVNK280TFR2Wm9B?= =?utf-8?B?MlQ5L1ZTa3Y1THMwckJ2UXU0UUd1bjh5YjVDeFZBd2lOMVZHYU5CQ24yM3F5?= =?utf-8?B?ajJ2VUJLb28xN1dyZHUyVDVJNk5oY1dPbGk5ZDRDT0JXUjhZRjRZZEJiTUxv?= =?utf-8?B?cGhhajlManZGbVdQcW1JMjNjOUpEVStTaTFJZmJrdWlmc2lTRjVDSEE2bTJr?= =?utf-8?B?Wm1wSmxncExaOEVGMlVULzJlcVprdVN5WWFkSExZS3ptNmxrdXI2VzlJTTR6?= =?utf-8?B?UFlIUGl4Q25ucHoyREpNT1A4Qk93ME9kTlRSd3Zvdk5CVTZDRjlyTTMzR2VY?= =?utf-8?B?dlpyY3BTbmJpeGRhSWtzTGMvYWFVU3ZhQ2YrWnl2bHhMU1VuVVd6eEtjakM0?= =?utf-8?B?ampkckdENjVnN3N3cFhMNXU1bmhPQUxaa1ltZFUyNkZHN29pRDVPQmEwTEls?= =?utf-8?B?cDBnaURiV2ZJUjNHMFYwSjZwb0IvZW1FdjRNeDhyQVhlc3gxNXZvNWkvdEU2?= =?utf-8?B?M3ZKN05YV1pLa2tGOVhWYnRpMUZtZEtKcDR2RTFmcjJ1a2dOQldBYWp4Mmta?= =?utf-8?B?OVNxTTI3QW1RVnFiOTVZWDRvUUIydFJWd1NSTjd4UkJ3ZFQ4b3hGaHpnNU5N?= =?utf-8?B?YTFKN0ZNZU5qWXYxWTVFNFF0L1RiTnRRR241T0g1aDQ2SWpLSkZ1YnJUTzNM?= =?utf-8?B?Qm5YcDNVWVVNeVRSSDEyM3Z2Q2xBdzhlRmY2VVVGZ1UzemhvMy96T2J2VVpH?= =?utf-8?B?cjNkbzREMEFsRE1QdDJKU3pxYXVTOWRrMWJPNVJ1MitkdERZR3Vad3JvRU94?= =?utf-8?B?MUFsZTlnVGVsc2ZFK2c2SGdTNWFhU2IyT0g2WUFuZDZCL1FNaTlnam9NOStD?= =?utf-8?B?cXNkNG9PN290YjIyaDRTQVlpVVdOTUVJcTNjU2lKblVVcCtPbmxxUjg4bTFs?= =?utf-8?B?dHlFSjV5T2J5TVY0SjB2V0p0aGRDRVFXRUNqblFzR0l6RTA4a0FqNEhjenRH?= =?utf-8?B?NjVRa2NKS2hMUDZEeDBhUnF1N2dGbStFekRYVm5jZUJWRFhTQy9hOUJEdjdE?= =?utf-8?B?K25aNFluN3N2Mng1ZlJVdz09?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?ZzBwNzlIbzUzbW1sUmVxT003YUxHenFTMjFvNnYwMk5aWENnaTVSWGRFK2RF?= =?utf-8?B?eGhMTWhWRmptU0xiRUJudDlMUzREcHlOc0kyUFlJS3FkQUVOREkycjErL2Nv?= =?utf-8?B?SEFtNVBkenU1SlJubWVld09vdDNvWGkvMGVRYWxPR3pXWFZxcmhnZWhNeWUz?= =?utf-8?B?VmZlSjhFKzhCMGVIMFhOVHdMZXZZRUNHd3Rla2YvZHdmdGVBSkQ3TFBEK2lT?= =?utf-8?B?NjVLdTZrMkJzMW5uQmcyYndyTk9EOGV0aGJyK1luaDBGMjg0cjVwbE5rRW8y?= =?utf-8?B?QnJjSTdDQmU1WXB2YnV1NW1VeVRHRGNLZHMzZlptZVRFVkpXOERCVTByVlI0?= =?utf-8?B?WjZPZzVwRXdIWXdPY2p1UGNkc0dvVGFQRU80U2VteC9KMERNaEdhczR3eFA0?= =?utf-8?B?UkV5UThZZUg0a0xDWmk0YjNJdjQ5T2ZYUmVqTW9VYW9qZXR5NlpQT3FDZEJj?= =?utf-8?B?UytKMEUyNk9BZFNCNXlURXhvcitwRUpIMENoVTZnYzJxaHRUb0hFUXFRMUNG?= =?utf-8?B?NWZQNkc1b2hrWHJYMG0zOEs4SVhDVVlNd0VOVkJlaHB2SUlnL2pjOFNRVjd6?= =?utf-8?B?ZVNMNTM4NlBaamVpU1NNbXA1RHlvUzV0RnBVVEo5cFo2dTNaeWwwSkdUMlY0?= =?utf-8?B?Y2FFb3NsYW9vcUhqeWpLWGRZSXFJZzZ6cjBESGJ1eFB0TmlkRWdhbnBFVGpC?= =?utf-8?B?SWhmemgrQXo3WkoyUnRpL1VrNGdveE15SXBpaVNYTmVENnVXTFZkbUNJRGxI?= =?utf-8?B?SWdRQVhXQmxBNC9sN3BZUzA1S01VRXlZYmc3SkJtU1EwMjUwdTg2bXRVa1R5?= =?utf-8?B?eEh3bitja0k3S1g0MVh2bFkxcjVPc1lrQUNYd3kvU2hGNjNTQ0ZrWGVTODVs?= =?utf-8?B?SXh1SUlMMDFKdUNyU2ZLQ0Y1ZWxYdlVDQThqclI1Q1ZlRi9DZWtFUFByTVdI?= =?utf-8?B?ZEh5Z3ZWeUJsbkpucFpSNmZTQlkvdXJaVEw1bGNoVTc0NkJBU3RwQXFRTnZS?= =?utf-8?B?N0tMdEdLanEydk1Kc3BQRHhTTFc3aEtWRWpRMEhYdmdZQXFWODZUWnJUOXAw?= =?utf-8?B?cGVNZVppQUlUcExhTFRmU05Sby8rMldWRW5hcURCNHlVQkpNN1pJME14MFJq?= =?utf-8?B?b2N4ZFAxeUIrUTQ4OW1pT0I0L2gvZHoxRXJlb04rVmR2cm1Qb3o2Y0xVeVdD?= =?utf-8?B?aTdzcWxoTmJ6ejlLYVJQTXEvN3l6b1BoYmU5TjhIRXF5clBTYlJ0OGFQWk9t?= =?utf-8?B?a0loSXVReWVpdzJCY2tQUm5OaGxlcXRuZyt3QnpEVi9Uc2JRREQrTG9CYzM5?= =?utf-8?B?UnNGVk40TjR4OVl0cGtNZmxxdGdta0t6ejBtTGFEcTNGTlRBSE45bzcxWW5k?= =?utf-8?B?QW9ncVdLUlBIanRwTnliK014aVVmSEdhRnM3bmovdENldGlsbTZmQkVGK0U5?= =?utf-8?B?NlJKRTBEVFNxYnYwbEtsNUZVMm54dXhLUS9lZlB4NGZwNjVKL3J3ajZzTmdl?= =?utf-8?B?aXNhZjBKZHJNWkdTaDgyWWx5OWxCTndYbE0wQ3JRSmtRd1I3Z2pnZ1l6ODdY?= =?utf-8?B?UGt6MjVORGo1V2NuemFLeERJNksyTHJhazdLUkVYd05kNDhtNStsenQ0NGRS?= =?utf-8?B?V25QMjljUFNHTDBUUFYrQXQ5TVVWV2VSeWU1YmxYK25VT1hRSnF6bDRYTUJm?= =?utf-8?B?SWF6R2YvR1FOSXhGQ0kvK2FHWE5QRzA5RjI5cVYyWmF0N1JMcTJWSE91Vjhy?= =?utf-8?B?TURMZXBXSFovZ25MbmtoSlNQWTR2ajR5Nmd3N1ZZRkFRanZTTmladnpONVFP?= =?utf-8?B?RWh0RWtZWGhObXlGaVRXMHZsR0tIOXFUbWtIa2hMZjF1REpIQWIxeFRjZndO?= =?utf-8?B?amVUUnMzM3puY1JhcDI4S1pJTnFoQnNaSUpUblBnWFVOVGtrbGlneGc0amti?= =?utf-8?B?MTk3WVV2VVNIVmJCUlFacXZHTEJkamFRa2g1Z1l4UkFxbWZGRVZ2THp5SnRT?= =?utf-8?B?TWgvc2xrLzR2Sys5OTg2YWhpV2E1WTJOZ2lBSkxMcXhNTHltVGw3bXpYR3NB?= =?utf-8?B?aWtnckwra1ZMNTRZdHR4a2dsemFHNTFoY2xaR1FWRmtFVHNMckxnVERacUg3?= =?utf-8?B?dk1UbjluUUh6RVpSN3BpOXQ0d1kzU3ZYejJFL3h4eCtWbnJTdkpGMU5kV2JO?= =?utf-8?B?RUE9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9e826626-c862-4e0b-a45b-08dd0e107611 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:50:02.1143 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: LU0UOndJ7zNu7Z7OYRCxfb3UlLG0amZH3IBIIkJDycitoWMP1/YrfnHcpPZcxBa855O/3fbfqchyj8XcMVEIlop3Sy9UL8745HFWo21urvY= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add the NXP S32G RTC driver as maintained so further patches on this driver can be reviewed under this architecture. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7bfef98226d9..991a9df6819d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2763,8 +2763,10 @@ R: Ghennadi Procopciuc L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c =20 ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter --=20 2.45.2