From nobody Mon Nov 25 13:45:56 2024 Received: from mail-pf1-f194.google.com (mail-pf1-f194.google.com [209.85.210.194]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DDA8717DFF2; Mon, 25 Nov 2024 06:50:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.194 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732517431; cv=none; b=LhyqF7P9GhWZ13rZrkgCLr11YLcUEaXq2aVzTnA7Lv6Vx3/0ZxOhgsnZMa/RUMZYhPtwnJF5bZV0bQkVFkh/7zWRWnRWIhRrXQSiTjOH/zqyTkqbdaGlTQhTv2wpNBzPHDllSD7XjRNAjZNbCNKEcHVJk15sIXgn6CUy2+XVQwk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732517431; c=relaxed/simple; bh=ivPYAGjG8PSo4/PrtV4XV5d8lWPwgZz8LGX6SJdMbQs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PgEtPKjbh4RRzHZBm73DzpdrLEtrW70JF1ZOuFC5+EH3QPnMSsmb1XzmjN2om5H69IJuqC7OAzR+PfSF4WF7x2pCnX4K0d2Etd0g9YiO7wGjgTXUYbgzGAJk4ZUQ9+u0TUQ0Qc99/vH6KVk4n7dZThQzFc4Vf8hhQwJB8VGotMQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JrdVMuvh; arc=none smtp.client-ip=209.85.210.194 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JrdVMuvh" Received: by mail-pf1-f194.google.com with SMTP id d2e1a72fcca58-724e6c53fe2so2120785b3a.3; Sun, 24 Nov 2024 22:50:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732517428; x=1733122228; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=sHrsgXd74pWgYa62gFtgCAyRq+/W9iceGvG/RMyarT4=; b=JrdVMuvhNB7xwQqh20bmvA1QtGTpUYJJRFe9TOdkoZdNzbEuRfoEyILdbp3dqIyezP 3V46m0Xtj6nqs2pYwPB95rW4L2SayqOdZRrtkY+Vw12PykOhdQOOJkn5B0LNkcdc8hUM elHtQ0Dpkb+QiYBHcGn9JbAif8z/wxQ1cDJTQsspKYttViQ3cyKindPlKqpgPo1K2BnU pAj46o+t9Ctybj3Uj/Xr28RLhH7I/gS5/f8h6eP2X2oQBfWtWyZECt4lDzvS8a/MPcGb nlkedpAxRbJmHHKzaQD9wihs5mJPYrBmk/6DjF7atm7X0aBaCrQDzyCIp74SzTJYfHt6 R1jQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732517428; x=1733122228; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sHrsgXd74pWgYa62gFtgCAyRq+/W9iceGvG/RMyarT4=; b=ZVsXtuyF7S3XK34F2gzpqwRlD6XniHP7Upj4t++ndOcLzT3BJpkkyPWkQFNBPW070W 1K0+AAtWubDPPO1wjNNpj6g2UKPptx7WLlu6L1smQApGyu8hOMmnwONVuaz1AnlZBYI2 AhCqc9vsAfm3nOd+LZmjr07u4jrUEBOSNzh4t9zL8JKq0G6lNXtbccY5uc8SQF3NwZz7 xs6LSfZxD8zoAREETx2XR7ymUxGov3G/mus0i5tcclXgGqsX60YCqNvmcAtr3hKdDqrx p6rq9BzDY25+AF8d5BDpIiwqyB+oq58Gy6gHkM6l1BKjglzXw0gdfnGJ5eWNNuRRnJP1 0G1Q== X-Forwarded-Encrypted: i=1; AJvYcCUSlNKxgwHSbwz7HypRfwK7y+qMKpbaxLtyBjZ1kf6EFp5iY+UTTET5nV2DXBhcqQEVjiG+fl+yU/FIsWGF@vger.kernel.org, AJvYcCW4IQNO1Q7LDgWNVtW6ssf4qEobmTy5v76/7CHo7ymPGdCLn7g8cVm2DuEXnszPHlR0koQbC/1iiIlh@vger.kernel.org, AJvYcCWilP0fdAV0CxfGfRlkjfFNkDLHdN4OUGya61Zh/f7E0mKIJF7jyL7RaMX/k6PGWoPfGJXkm/D0ErX6@vger.kernel.org X-Gm-Message-State: AOJu0Yy8lEl/Z6XH8dQNiUdBvnSp2fvDCjUQu8mPGDe1XCCP95IwQy2x ZdMiIiqt3gVsjxLZfnpTdvelqZHIhCyv3tiL4ggOy2jDoB3KGt6SwHmlOOIQ9M4OfTSQ X-Gm-Gg: ASbGncvJP3wk6I/ycRazJxqXjJJZgahraF4MhyFe+tfrecbakr/tYmcb7BvcJh8TnEq 8ulsDWaZbycEZXf029dlKMZ2vn8mtJ6jWW7V5m2Tw13oa+AY0ENqCdjlOM0x78K0yzU99Ld+Xh9 Zlzt33ZgAcQnf49ZKW2Q0rghHHygVegtGcL8A2U7tQT5BLGcw9N90kDSypBN+FzNm5tvkWFJ1Bd +sPfAAjoDnCzOQn3/K4s3ew092rmQ6plqpOL/BBLNz676uNoHF+xS2HCQ== X-Google-Smtp-Source: AGHT+IFrd2Oh5vYhRkZr/rRwihl5VPkCPD3/13h3OjaUV2kIbYcZeunq0s5P1VpFBa+N47IhtDHg0w== X-Received: by 2002:a05:6a00:244e:b0:71d:f510:b791 with SMTP id d2e1a72fcca58-724df5ee500mr15523724b3a.12.1732517427894; Sun, 24 Nov 2024 22:50:27 -0800 (PST) Received: from [127.0.1.1] ([106.114.39.219]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-724de454b41sm5649602b3a.32.2024.11.24.22.50.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 22:50:27 -0800 (PST) From: Troy Mitchell X-Google-Original-From: Troy Mitchell Date: Mon, 25 Nov 2024 14:49:54 +0800 Subject: [PATCH v4 2/2] i2c: spacemit: add support for SpacemiT K1 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241125-k1-i2c-master-v4-2-0f3d5886336b@gmail.com> References: <20241125-k1-i2c-master-v4-0-0f3d5886336b@gmail.com> In-Reply-To: <20241125-k1-i2c-master-v4-0-0f3d5886336b@gmail.com> To: Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Troy Mitchell Cc: linux-riscv@lists.infradead.org, linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Troy Mitchell X-Mailer: b4 0.14.1 X-Developer-Signature: v=1; a=ed25519-sha256; t=1732517408; l=21239; i=TroyMitchell988@gmail.com; h=from:subject:message-id; bh=rjuEgWUc0APqZyh0f2RUkS7cqX3/3rurxi4i9aETcO0=; b=0fb89THdqyfmR2lY3R1lxxgvuaZ7YgFKp1FicoWMvoND6vyS/tOARl58F4SsEM26LMecPTzS6 xoBaT/91wiSDdvYZ1uTrrTy7unFdZ6RMd4jO5TCKw/PAmN1OBV4QQqz X-Developer-Key: i=TroyMitchell988@gmail.com; a=ed25519; pk=2spEMGBd/Wkpd36N1aD9KFWOk0aHrhVxZQt+jxLXVC0= From: Troy Mitchell This patch introduces basic I2C support for the SpacemiT K1 SoC, utilizing interrupts for transfers. The driver has been tested using i2c-tools on a Bananapi-F3 board, and basic I2C read/write operations have been confirmed to work. Signed-off-by: Troy Mitchell --- drivers/i2c/busses/Kconfig | 19 ++ drivers/i2c/busses/Makefile | 1 + drivers/i2c/busses/i2c-k1.c | 655 ++++++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 675 insertions(+) diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig index 6b3ba7e5723a..91630f55667f 100644 --- a/drivers/i2c/busses/Kconfig +++ b/drivers/i2c/busses/Kconfig @@ -779,6 +779,25 @@ config I2C_JZ4780 =20 If you don't know what to do here, say N. =20 +config I2C_K1 + tristate "Spacemit K1 I2C adapter" + depends on ARCH_SPACEMIT || COMPILE_TEST + depends on OF + help + This option enables support for the I2C interface on the Spacemit K1 + platform. + + If you enable this configuration, the kernel will include support for + the I2C adapter specific to the Spacemit K1 platform. This driver ca + be used to manage I2C bus transactions, which are necessary for + interfacing with I2C peripherals such as sensors, EEPROMs, and other + devices. + + This driver can also be compiled as a module. If you choose to build + it as a module, the resulting kernel module will be named `i2c-k1`. + Loading this module will enable the I2C functionality for the K1 + platform dynamically, without requiring a rebuild of the kernel. + config I2C_KEBA tristate "KEBA I2C controller support" depends on HAS_IOMEM diff --git a/drivers/i2c/busses/Makefile b/drivers/i2c/busses/Makefile index ecc07c50f2a0..9744b0e58598 100644 --- a/drivers/i2c/busses/Makefile +++ b/drivers/i2c/busses/Makefile @@ -76,6 +76,7 @@ obj-$(CONFIG_I2C_IMX) +=3D i2c-imx.o obj-$(CONFIG_I2C_IMX_LPI2C) +=3D i2c-imx-lpi2c.o obj-$(CONFIG_I2C_IOP3XX) +=3D i2c-iop3xx.o obj-$(CONFIG_I2C_JZ4780) +=3D i2c-jz4780.o +obj-$(CONFIG_I2C_K1) +=3D i2c-k1.o obj-$(CONFIG_I2C_KEBA) +=3D i2c-keba.o obj-$(CONFIG_I2C_KEMPLD) +=3D i2c-kempld.o obj-$(CONFIG_I2C_LPC2K) +=3D i2c-lpc2k.o diff --git a/drivers/i2c/busses/i2c-k1.c b/drivers/i2c/busses/i2c-k1.c new file mode 100644 index 000000000000..5812296bfc32 --- /dev/null +++ b/drivers/i2c/busses/i2c-k1.c @@ -0,0 +1,655 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2024 Troy Mitchell + */ + + #include + #include + #include + #include + #include + #include + +/* spacemit i2c registers */ +#define ICR 0x0 /* Control Register */ +#define ISR 0x4 /* Status Register */ +#define ISAR 0x8 /* Slave Address Register */ +#define IDBR 0xc /* Data Buffer Register */ +#define ILCR 0x10 /* Load Count Register */ +#define IWCR 0x14 /* Wait Count Register */ +#define IRST_CYC 0x18 /* Bus reset cycle counter */ +#define IBMR 0x1c /* Bus monitor register */ +#define IWFIFO 0x20 /* Write FIFO Register */ +#define IWFIFO_WPTR 0x24 /* Write FIFO Write Pointer Register */ +#define IWFIFO_RPTR 0x28 /* Write FIFO Read Pointer Register */ +#define IRFIFO 0x2c /* Read FIFO Register */ +#define IRFIFO_WPTR 0x30 /* Read FIFO Write Pointer Register */ +#define IRFIFO_RPTR 0x34 /* Read FIFO Read Pointer Register */ + +/* register ICR fields */ +#define CR_START BIT(0) /* start bit */ +#define CR_STOP BIT(1) /* stop bit */ +#define CR_ACKNAK BIT(2) /* send ACK(0) or NAK(1) */ +#define CR_TB BIT(3) /* transfer byte bit */ +#define CR_TXBEGIN BIT(4) /* transaction begin */ +#define CR_FIFOEN BIT(5) /* enable FIFO mode */ +#define CR_GPIOEN BIT(6) /* enable GPIO mode for SCL in HS */ +#define CR_DMAEN BIT(7) /* enable DMA for TX and RX FIFOs */ +#define CR_MODE_FAST BIT(8) /* bus mode (master operation) */ +#define CR_MODE_HIGH BIT(9) /* bus mode (master operation) */ +#define CR_UR BIT(10) /* unit reset */ +#define CR_RSTREQ BIT(11) /* i2c bus reset request */ +#define CR_MA BIT(12) /* master abort */ +#define CR_SCLE BIT(13) /* master clock enable */ +#define CR_IUE BIT(14) /* unit enable */ +#define CR_HS_STRETCH BIT(16) /* I2C hs stretch */ +#define CR_ALDIE BIT(18) /* enable arbitration interrupt */ +#define CR_DTEIE BIT(19) /* enable tx interrupts */ +#define CR_DRFIE BIT(20) /* enable rx interrupts */ +#define CR_GCD BIT(21) /* general call disable */ +#define CR_BEIE BIT(22) /* enable bus error ints */ +#define CR_SADIE BIT(23) /* slave address detected int enable */ +#define CR_SSDIE BIT(24) /* slave STOP detected int enable */ +#define CR_MSDIE BIT(25) /* master STOP detected int enable */ +#define CR_MSDE BIT(26) /* master STOP detected enable */ +#define CR_TXDONEIE BIT(27) /* transaction done int enable */ +#define CR_TXEIE BIT(28) /* transmit FIFO empty int enable */ +#define CR_RXHFIE BIT(29) /* receive FIFO half-full int enable */ +#define CR_RXFIE BIT(30) /* receive FIFO full int enable */ +#define CR_RXOVIE BIT(31) /* receive FIFO overrun int enable */ + +/* register ISR fields */ +#define SR_RWM BIT(13) /* read/write mode */ +#define SR_ACKNAK BIT(14) /* ACK/NACK status */ +#define SR_UB BIT(15) /* unit busy */ +#define SR_IBB BIT(16) /* i2c bus busy */ +#define SR_EBB BIT(17) /* early bus busy */ +#define SR_ALD BIT(18) /* arbitration loss detected */ +#define SR_ITE BIT(19) /* tx buffer empty */ +#define SR_IRF BIT(20) /* rx buffer full */ +#define SR_GCAD BIT(21) /* general call address detected */ +#define SR_BED BIT(22) /* bus error no ACK/NAK */ +#define SR_SAD BIT(23) /* slave address detected */ +#define SR_SSD BIT(24) /* slave stop detected */ +#define SR_MSD BIT(26) /* master stop detected */ +#define SR_TXDONE BIT(27) /* transaction done */ +#define SR_TXE BIT(28) /* tx FIFO empty */ +#define SR_RXHF BIT(29) /* rx FIFO half-full */ +#define SR_RXF BIT(30) /* rx FIFO full */ +#define SR_RXOV BIT(31) /* RX FIFO overrun */ + +/* register ILCR fields */ +#define LCR_SLV 0x000001FF /* SLV: bit[8:0] */ +#define LCR_FLV 0x0003FE00 /* FLV: bit[17:9] */ +#define LCR_HLVH 0x07FC0000 /* HLVH: bit[26:18] */ +#define LCR_HLVL 0xF8000000 /* HLVL: bit[31:27] */ + +/* register IWCR fields */ +#define WCR_COUNT 0x0000001F /* COUNT: bit[4:0] */ +#define WCR_COUNT1 0x000003E0 /* HS_COUNT1: bit[9:5] */ +#define WCR_COUNT2 0x00007C00 /* HS_COUNT2: bit[14:10] */ + +/* register IBMR fields */ +#define BMR_SDA BIT(0) /* SDA line level */ +#define BMR_SCL BIT(1) /* SCL line level */ + +/* register IWFIFO fields */ +#define WFIFO_DATA_MSK 0x000000FF /* data: bit[7:0] */ +#define WFIFO_CTRL_MSK 0x000003E0 /* control: bit[11:8] */ +#define WFIFO_CTRL_START BIT(8) /* start bit */ +#define WFIFO_CTRL_STOP BIT(9) /* stop bit */ +#define WFIFO_CTRL_ACKNAK BIT(10) /* send ACK(0) or NAK(1) */ +#define WFIFO_CTRL_TB BIT(11) /* transfer byte bit */ + +/* status register init value */ +#define I2C_INT_STATUS_MASK 0xfffc0000 /* SR bits[31:18] */ +#define I2C_INT_CTRL_MASK (CR_ALDIE | CR_DTEIE | CR_DRFIE | \ + CR_BEIE | CR_TXDONEIE | CR_TXEIE | \ + CR_RXHFIE | CR_RXFIE | CR_RXOVIE | \ + CR_MSDIE) + +/* i2c bus recover timeout: us */ +#define I2C_BUS_RECOVER_TIMEOUT (100000) + +#define I2C_FAST_MODE_FREQ (400000) + +enum spacemit_i2c_state { + STATE_IDLE, + STATE_START, + STATE_READ, + STATE_WRITE, +}; + +enum spacemit_i2c_dir { + DIR_WRITE, + DIR_READ +}; + +/* i2c-spacemit driver's main struct */ +struct spacemit_i2c_dev { + struct device *dev; + struct i2c_adapter adapt; + + /* hardware resources */ + void __iomem *base; + int irq; + + struct i2c_msg *msgs; + int msg_num; + struct i2c_msg *cur_msg; + + /* index of the current message being processed */ + int msg_idx; + u8 *msg_buf; + /* the number of unprocessed bytes remaining in each message */ + size_t unprocessed; + + enum spacemit_i2c_state state; + enum spacemit_i2c_dir dir; + struct completion complete; + u32 status; + u32 err; +}; + +static void spacemit_i2c_enable(struct spacemit_i2c_dev *i2c) +{ + u32 val; + + val =3D readl(i2c->base + ICR); + writel(val | CR_IUE, i2c->base + ICR); +} + +static void spacemit_i2c_disable(struct spacemit_i2c_dev *i2c) +{ + u32 val; + + val =3D readl(i2c->base + ICR); + val &=3D ~CR_IUE; + writel(val, i2c->base + ICR); +} + +static void spacemit_i2c_reset(struct spacemit_i2c_dev *i2c) +{ + writel(CR_UR, i2c->base + ICR); + udelay(5); + writel(0, i2c->base + ICR); +} + +static int spacemit_i2c_handle_err(struct spacemit_i2c_dev *i2c); + +static void spacemit_i2c_bus_reset(struct spacemit_i2c_dev *i2c) +{ + u32 status; + + /* if bus is locked, reset unit. 0: locked */ + status =3D readl(i2c->base + IBMR); + if ((status & BMR_SDA) && (status & BMR_SCL)) + return; + + spacemit_i2c_reset(i2c); + usleep_range(10, 20); + + /* check scl status again */ + status =3D readl(i2c->base + IBMR); + if (!(status & BMR_SCL)) + dev_warn_ratelimited(i2c->dev, "unit reset failed\n"); +} + +static int spacemit_i2c_recover_bus_busy(struct spacemit_i2c_dev *i2c) +{ + int ret =3D 0; + u32 val; + + val =3D readl(i2c->base + ISR); + if (likely(!(val & (SR_UB | SR_IBB)))) + return 0; + + ret =3D readl_poll_timeout(i2c->base + ISR, val, !(val & (SR_UB | SR_IBB)= ), + 1500, I2C_BUS_RECOVER_TIMEOUT); + if (unlikely(ret)) { + spacemit_i2c_reset(i2c); + ret =3D -EAGAIN; + } + + return ret; +} + +static void spacemit_i2c_check_bus_release(struct spacemit_i2c_dev *i2c) +{ + /* in case bus is not released after transfer completes */ + if (unlikely(readl(i2c->base + ISR) & SR_EBB)) { + spacemit_i2c_bus_reset(i2c); + usleep_range(90, 150); + } +} + +static void spacemit_i2c_init(struct spacemit_i2c_dev *i2c) +{ + u32 val =3D 0; + + /* + * Unmask interrupt bits for all xfer mode: + * bus error, arbitration loss detected. + * For transaction complete signal, we use master stop + * interrupt, so we don't need to unmask CR_TXDONEIE. + */ + val |=3D CR_BEIE | CR_ALDIE; + + /* + * Unmask interrupt bits for interrupt xfer mode: + * DBR rx full. + * For tx empty interrupt CR_DTEIE, we only + * need to enable when trigger byte transfer to start + * data sending. + */ + val |=3D CR_DRFIE; + + /* set speed bits: default fast mode */ + val |=3D CR_MODE_FAST; + + /* disable response to general call */ + val |=3D CR_GCD; + + /* enable SCL clock output */ + val |=3D CR_SCLE; + + /* enable master stop detected */ + val |=3D CR_MSDE | CR_MSDIE; + + writel(val, i2c->base + ICR); +} + +static inline void +spacemit_i2c_clear_int_status(struct spacemit_i2c_dev *i2c, u32 mask) +{ + writel(mask & I2C_INT_STATUS_MASK, i2c->base + ISR); +} + +static void spacemit_i2c_start(struct spacemit_i2c_dev *i2c) +{ + u32 slave_addr_rw, val; + + i2c->dir =3D i2c->cur_msg->flags & I2C_M_RD; + i2c->state =3D STATE_START; + + if (i2c->cur_msg->flags & I2C_M_RD) + slave_addr_rw =3D ((i2c->cur_msg->addr & 0x7f) << 1) | 1; + else + slave_addr_rw =3D (i2c->cur_msg->addr & 0x7f) << 1; + + writel(slave_addr_rw, i2c->base + IDBR); + + val =3D readl(i2c->base + ICR); + + /* send start pulse */ + val &=3D ~CR_STOP; + val |=3D CR_START | CR_TB | CR_DTEIE; + writel(val, i2c->base + ICR); +} + +static void spacemit_i2c_stop(struct spacemit_i2c_dev *i2c) +{ + u32 val; + + val =3D readl(i2c->base + ICR); + + val |=3D CR_STOP | CR_ALDIE | CR_TB; + + if (i2c->dir =3D=3D DIR_READ) + val |=3D CR_ACKNAK; + + writel(val, i2c->base + ICR); +} + +static int spacemit_i2c_xfer_msg(struct spacemit_i2c_dev *i2c) +{ + unsigned long time_left; + + for (i2c->msg_idx =3D 0; i2c->msg_idx < i2c->msg_num; i2c->msg_idx++) { + i2c->cur_msg =3D i2c->msgs + i2c->msg_idx; + i2c->msg_buf =3D i2c->cur_msg->buf; + i2c->err =3D 0; + i2c->status =3D 0; + i2c->unprocessed =3D i2c->cur_msg->len; + + reinit_completion(&i2c->complete); + + spacemit_i2c_start(i2c); + + time_left =3D wait_for_completion_timeout(&i2c->complete, + i2c->adapt.timeout); + if (unlikely(time_left =3D=3D 0)) { + dev_alert(i2c->dev, "msg completion timeout\n"); + spacemit_i2c_bus_reset(i2c); + spacemit_i2c_reset(i2c); + return -ETIMEDOUT; + } + + if (unlikely(i2c->err)) + return spacemit_i2c_handle_err(i2c); + } + + return 0; +} + +static int spacemit_i2c_is_last_msg(struct spacemit_i2c_dev *i2c) +{ + if (i2c->dir =3D=3D DIR_READ) { + if (i2c->unprocessed =3D=3D 1 && i2c->msg_idx =3D=3D i2c->msg_num - 1) + return 1; + } else if (i2c->dir =3D=3D DIR_WRITE) { + if (!i2c->unprocessed && i2c->msg_idx =3D=3D i2c->msg_num - 1) + return 1; + } + + return 0; +} + +static void spacemit_i2c_handle_write(struct spacemit_i2c_dev *i2c) +{ + /* if transfer completes, ISR will handle it */ + if (i2c->status & SR_MSD) + return; + + if (i2c->unprocessed) { + writel(*i2c->msg_buf++, i2c->base + IDBR); + i2c->unprocessed--; + return; + } + + /* STATE_IDLE avoids trigger next byte */ + i2c->state =3D STATE_IDLE; + complete(&i2c->complete); +} + +static void spacemit_i2c_handle_read(struct spacemit_i2c_dev *i2c) +{ + if (i2c->unprocessed) { + *i2c->msg_buf++ =3D readl(i2c->base + IDBR); + i2c->unprocessed--; + } + + /* if transfer completes, ISR will handle it */ + if (i2c->status & (SR_MSD | SR_ACKNAK)) + return; + + /* it has to append stop bit in icr that read last byte */ + if (i2c->unprocessed) + return; + + /* STATE_IDLE avoids trigger next byte */ + i2c->state =3D STATE_IDLE; + complete(&i2c->complete); +} + +static void spacemit_i2c_handle_start(struct spacemit_i2c_dev *i2c) +{ + if (i2c->dir =3D=3D DIR_READ) { + i2c->state =3D STATE_READ; + return; + } + + if (i2c->dir =3D=3D DIR_WRITE) { + i2c->state =3D STATE_WRITE; + spacemit_i2c_handle_write(i2c); + } +} + +static int spacemit_i2c_handle_err(struct spacemit_i2c_dev *i2c) +{ + if (!i2c->err) + return 0; + + dev_dbg(i2c->dev, "i2c error status: 0x%08x\n", i2c->status); + + if (i2c->err & (SR_BED | SR_ALD)) + spacemit_i2c_reset(i2c); + + if (i2c->err & (SR_RXOV | SR_ALD)) + return -EAGAIN; + + return (i2c->status & SR_ACKNAK) ? -ENXIO : -EIO; +} + +static void spacemit_i2c_err_check(struct spacemit_i2c_dev *i2c) +{ + u32 val; + /* + * send transaction complete signal: + * error happens, detect master stop + */ + if (likely(i2c->err || (i2c->status & SR_MSD))) { + /* + * Here the transaction is already done, we don't need any + * other interrupt signals from now, in case any interrupt + * happens before spacemit_i2c_xfer to disable irq and i2c unit, + * we mask all the interrupt signals and clear the interrupt + * status. + */ + val =3D readl(i2c->base + ICR); + val &=3D ~I2C_INT_CTRL_MASK; + writel(val, i2c->base + ICR); + + spacemit_i2c_clear_int_status(i2c, I2C_INT_STATUS_MASK); + + i2c->state =3D STATE_IDLE; + complete(&i2c->complete); + } +} + +static irqreturn_t spacemit_i2c_irq_handler(int irq, void *devid) +{ + struct spacemit_i2c_dev *i2c =3D devid; + u32 status, val; + + status =3D readl(i2c->base + ISR); + if (!status) + return IRQ_HANDLED; + + i2c->status =3D status; + + i2c->err =3D status & (SR_BED | SR_RXOV | SR_ALD); + + spacemit_i2c_clear_int_status(i2c, status); + + if (unlikely(i2c->err)) + goto err_out; + + val =3D readl(i2c->base + ICR); + + val &=3D ~(CR_TB | CR_ACKNAK | CR_STOP | CR_START); + writel(val, i2c->base + ICR); + + switch (i2c->state) { + case STATE_START: + spacemit_i2c_handle_start(i2c); + break; + case STATE_READ: + spacemit_i2c_handle_read(i2c); + break; + case STATE_WRITE: + spacemit_i2c_handle_write(i2c); + break; + default: + break; + } + + if (i2c->state !=3D STATE_IDLE) { + if (spacemit_i2c_is_last_msg(i2c)) { + /* trigger next byte with stop */ + spacemit_i2c_stop(i2c); + } else { + /* trigger next byte */ + val |=3D CR_ALDIE | CR_TB; + writel(val, i2c->base + ICR); + } + } + +err_out: + spacemit_i2c_err_check(i2c); + return IRQ_HANDLED; +} + +static void spacemit_i2c_calc_timeout(struct spacemit_i2c_dev *i2c) +{ + unsigned long timeout; + int idx =3D 0, cnt =3D 0, freq; + + while (idx < i2c->msg_num) { + cnt +=3D (i2c->msgs + idx)->len + 1; + idx++; + } + + freq =3D I2C_FAST_MODE_FREQ; + /* + * multiply by 9 because each byte in I2C transmission requires + * 9 clock cycles: 8 bits of data plus 1 ACK/NACK bit. + */ + timeout =3D cnt * 9 * USEC_PER_SEC / freq; + + i2c->adapt.timeout =3D usecs_to_jiffies(timeout + USEC_PER_SEC / 2) / i2c= ->msg_num; +} + +static int spacemit_i2c_xfer_core(struct spacemit_i2c_dev *i2c) +{ + int ret; + + spacemit_i2c_reset(i2c); + + spacemit_i2c_calc_timeout(i2c); + + spacemit_i2c_init(i2c); + + spacemit_i2c_enable(i2c); + enable_irq(i2c->irq); + + /* i2c wait for bus busy */ + ret =3D spacemit_i2c_recover_bus_busy(i2c); + if (unlikely(ret)) + return ret; + + ret =3D spacemit_i2c_xfer_msg(i2c); + if (unlikely(ret < 0)) { + dev_dbg(i2c->dev, "i2c transfer error\n"); + /* timeout error should not be overridden, and the transfer + * error will be confirmed by err handle function latter, + * the reset should be invalid argument error. + */ + if (ret !=3D -ETIMEDOUT) + ret =3D -EINVAL; + } + + return ret; +} + +static int spacemit_i2c_xfer(struct i2c_adapter *adapt, struct i2c_msg msg= s[], int num) +{ + struct spacemit_i2c_dev *i2c =3D i2c_get_adapdata(adapt); + int ret; + + i2c->msgs =3D msgs; + i2c->msg_num =3D num; + + ret =3D spacemit_i2c_xfer_core(i2c); + if (likely(!ret)) + spacemit_i2c_check_bus_release(i2c); + + disable_irq(i2c->irq); + + spacemit_i2c_disable(i2c); + + if (unlikely((ret =3D=3D -ETIMEDOUT || ret =3D=3D -EAGAIN))) + dev_alert(i2c->dev, "i2c transfer failed, ret %d err 0x%x\n", ret, i2c->= err); + + return ret < 0 ? ret : num; +} + +static u32 spacemit_i2c_func(struct i2c_adapter *adap) +{ + return I2C_FUNC_I2C | (I2C_FUNC_SMBUS_EMUL & ~I2C_FUNC_SMBUS_QUICK); +} + +static const struct i2c_algorithm spacemit_i2c_algo =3D { + .xfer =3D spacemit_i2c_xfer, + .functionality =3D spacemit_i2c_func, +}; + +static int spacemit_i2c_probe(struct platform_device *pdev) +{ + struct spacemit_i2c_dev *i2c; + struct device_node *of_node =3D pdev->dev.of_node; + struct clk *clk; + int ret =3D 0; + + i2c =3D devm_kzalloc(&pdev->dev, sizeof(*i2c), GFP_KERNEL); + if (!i2c) + return -ENOMEM; + + i2c->dev =3D &pdev->dev; + + i2c->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(i2c->base)) + return dev_err_probe(&pdev->dev, PTR_ERR(i2c->base), "failed to do iorem= ap"); + + i2c->irq =3D platform_get_irq(pdev, 0); + if (i2c->irq < 0) + return dev_err_probe(&pdev->dev, i2c->irq, "failed to get irq resource"); + + ret =3D devm_request_irq(i2c->dev, i2c->irq, spacemit_i2c_irq_handler, + IRQF_NO_SUSPEND | IRQF_ONESHOT, dev_name(i2c->dev), i2c); + if (ret) + return dev_err_probe(&pdev->dev, ret, "failed to request irq"); + + disable_irq(i2c->irq); + + clk =3D devm_clk_get_enabled(&pdev->dev, NULL); + if (IS_ERR(clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(clk), "failed to enable clock"); + + i2c_set_adapdata(&i2c->adapt, i2c); + i2c->adapt.owner =3D THIS_MODULE; + i2c->adapt.algo =3D &spacemit_i2c_algo; + i2c->adapt.dev.parent =3D i2c->dev; + i2c->adapt.nr =3D pdev->id; + + i2c->adapt.dev.of_node =3D of_node; + i2c->adapt.algo_data =3D i2c; + + strscpy(i2c->adapt.name, "spacemit-i2c-adapter", sizeof(i2c->adapt.name)); + + init_completion(&i2c->complete); + + ret =3D i2c_add_numbered_adapter(&i2c->adapt); + if (ret) + return dev_err_probe(&pdev->dev, ret, "failed to add i2c adapter"); + + platform_set_drvdata(pdev, i2c); + + return 0; +} + +static void spacemit_i2c_remove(struct platform_device *pdev) +{ + struct spacemit_i2c_dev *i2c =3D platform_get_drvdata(pdev); + + i2c_del_adapter(&i2c->adapt); +} + +static const struct of_device_id spacemit_i2c_of_match[] =3D { + { .compatible =3D "spacemit,k1-i2c", }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, spacemit_i2c_of_match); + +static struct platform_driver spacemit_i2c_driver =3D { + .probe =3D spacemit_i2c_probe, + .remove =3D spacemit_i2c_remove, + .driver =3D { + .name =3D "i2c-k1", + .of_match_table =3D spacemit_i2c_of_match, + }, +}; +module_platform_driver(spacemit_i2c_driver); + +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("I2C bus driver for SpacemiT K1 SoC"); --=20 2.34.1