From nobody Sun Nov 24 19:42:06 2024 Received: from mail-oo1-f42.google.com (mail-oo1-f42.google.com [209.85.161.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7815C1D88D1; Fri, 22 Nov 2024 09:54:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269280; cv=none; b=ayMk9oO14Oi1Yxmc+PLMKBUA/UWCG8FCwwqSgv2Yab6Qb4l/1jYJUcqnGdBINYaRfmSqnyfCVW6tru53qZUZ96zHrw3Zj5WGAwmHBZC7RYsf60UxR29R/mwhjasYVv3O/i+JuSIcvPmlLQ5nG/bJJDrcXpRnVWYEbYXjenmcvGo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269280; c=relaxed/simple; bh=XEarR1V/wSScu1ltyWhNi5l0HHJogogwRXsmiHTLBfs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=T2ArbrAu5WrLt9szfSdG1u5AACaMOTbQ9iGuz4bwcRg5kJ53X9DqXdgM7vCn5VU5WiEaxnDyGzI5ZeTg3mbT07ZNDagShc7zFCD/Ml9seTaw3dxb74rvcjHNBaU3YNQQYzxIWU4FKikOMjx4zjjNmGLG2awdRTmCYCewxBGnvBo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mooEh93M; arc=none smtp.client-ip=209.85.161.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mooEh93M" Received: by mail-oo1-f42.google.com with SMTP id 006d021491bc7-5ee645cf763so1024845eaf.2; Fri, 22 Nov 2024 01:54:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269278; x=1732874078; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=f7y+F0NAVhdE2hhGdAP0Oqd3utvxnAK6BbO2jtHkbzc=; b=mooEh93M1pxSIroXeKxJh6vhou1sGgH6jh31HA4oLpicGj/5+64RFwbilyRTNkkQhX KhPE/QFioy14uqbSFzPE/HZny+evJswrrDVamEfVfkez9epMjmZgR2JfQhJHA3PezavO Mi8oY5YCRoNDmku/fev5VzONAO8G6URaVqIIoUaMyC7Isjcs5Y3nJVVQ5kAgmri65kOH RB82BjxTmet45yEfvjIqAUHOwdKfhb4yiKYc8Rsbcnj1H96UqUHtLqbdwPb+iMyImQTm xLeRCuYubbYIs0qSeYPEcyuJ6aIP/I8RNpLeWYZjIXBEs5tZr8WMaGdWydE5nCmxtEjk il1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269278; x=1732874078; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=f7y+F0NAVhdE2hhGdAP0Oqd3utvxnAK6BbO2jtHkbzc=; b=hDD69RT8dBLzclFwFpB+33lDk9iwa/O79NEpf9e2FC6cyt25++wrbLLufJxXZp0H50 yW7BP5XaHCu8RAqbic77nqD1crUOwjw5BKImSYdCt4belUaUD69xFhwYtnPujWMBrzn4 EOn5f+UaRx3J8o6N57K5XokdXcaM+40oieqMuEWaRhrUZHO3Wh/PDDz/ArjlCWSNzwi2 cI0TDIe87PUeDVQecXl+XOf325rCj/a9SqcfxilaHZv5Cn0JUN84YgNv5hxRv9AUlWCb puLiKFB+CUF9aI4PTziKB6c1yeV5Df9aSsTpnEpp2cQ+C16dkfVYUcbzzgOa6dj6BR4n 6cVg== X-Forwarded-Encrypted: i=1; AJvYcCVTKW1wLiSXpKYaeIyBx5e8jnkkAiA7sK6ILjaXclMknMSr5D7fUBr0aLBj3c4VW5thxv6DKkAa8wN1kwzp@vger.kernel.org, AJvYcCW7hKWiKzcZxJNRO8DIhAZYR/85eBF2hSDWUcuu7dZ6uPJnxMjL61t2hfpcszjVfDVxlUWdmQA8TKnK@vger.kernel.org X-Gm-Message-State: AOJu0Yx/jpAYp4PayRwRUCBDCpH+kMrQXsUj59xGuMmBZOg/NVk8D85d lIHgXZbFWvA0YMKwNzxHJdEcZl9gawarwCbkR7ExwxUz5uvfgx4v X-Gm-Gg: ASbGncvLG4ePxdxLowlDRspfjdszETBXLUUQpwtOsUaBzClSgzw3RWnLVzLYlDeojWn C6wd2KQZXwfqGfW6QIvvlrCPmxrGlTjTnw7zRIVyHA1jM2d1I0IlvHHJJZuxT1Fl7/+1ILlDZq0 zg7SwSsTWuacNlVzlyGf9iMUASg3JO0uvUtw5DE9/1mpVziMIsCsI9Vh6WmyyM/9S0ML0Zmk82A nYq7slugc8P3Ikgk/5Za2IV5gwuv3BiZVMVu0AyTvLB+6q8vSJVoKsIu8zlT83/Uk0= X-Google-Smtp-Source: AGHT+IE+gh3BSpZEe1CgwhnQPRowDufm7Rsfvh11La7niwtoGa5rKSayhi65ZAq/xM9Jk3gdgp3t1g== X-Received: by 2002:a05:6358:7251:b0:1bc:59a1:5bb8 with SMTP id e5c5f4694b2df-1ca7970d006mr180191155d.6.1732269278502; Fri, 22 Nov 2024 01:54:38 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:38 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan , Krzysztof Kozlowski Subject: [PATCH v3 RESEND 01/10] dt-bindings: arm: apple: apple,pmgr: Add A7-A11 compatibles Date: Fri, 22 Nov 2024 17:50:30 +0800 Message-ID: <20241122095136.35046-2-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The blocks found on Apple A7-A11 SoCs are compatible with the existing driver so add their per-SoC compatibles. Acked-by: Krzysztof Kozlowski Acked-by: Hector Martin Signed-off-by: Nick Chan --- Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml b/= Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml index 673277a7a224..5001f4d5a0dc 100644 --- a/Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml +++ b/Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml @@ -22,6 +22,11 @@ properties: compatible: items: - enum: + - apple,s5l8960x-pmgr + - apple,t7000-pmgr + - apple,s8000-pmgr + - apple,t8010-pmgr + - apple,t8015-pmgr - apple,t8103-pmgr - apple,t8112-pmgr - apple,t6000-pmgr --=20 2.47.0 From nobody Sun Nov 24 19:42:06 2024 Received: from mail-pf1-f171.google.com (mail-pf1-f171.google.com [209.85.210.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB8441DE2DE; Fri, 22 Nov 2024 09:54:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269284; cv=none; b=siGtZURqxw7F2NuW0/oelKRq/Jq1zvwxcxVVOaZ8gAPRVsoyXQfezfGu6syTA04lcYrDF+7d220D3X88f81MkZIBHuDplZpsQWhsV4c3xbD8BNAZI+PrP1bLo2bizRmzGl+xwwIWLu8Haa94FfcNu6OSrBLllbDcMF84EFGF3m8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269284; c=relaxed/simple; bh=hDRg0YaHnMb/3mj2Hdxk7ZixHZuwBUovjfJTVCdFUAw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=sgAg7XRBb40kAGD35DeRxteXIZAsPoxMnZhGLM0CADYa5CllkW3hWXebpYEBcZrU8dWECZ7qu8f8+/4a2AH7zWslX/7ceM/1lGZLkEZXFhzrZVbXB0nT0bzV74PyTbs9c96IY7P4Imsx6Z1W9CBqwHtxfP9T8trm2Kk1UNZ5Zq4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IWXO9rGe; arc=none smtp.client-ip=209.85.210.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IWXO9rGe" Received: by mail-pf1-f171.google.com with SMTP id d2e1a72fcca58-724e6c53fe2so227619b3a.3; Fri, 22 Nov 2024 01:54:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269282; x=1732874082; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cAhPP1Ue2Iis5GJtsj6WYVFqMLGyqRg1DOrYPcB4peg=; b=IWXO9rGenowo38JF3FzEnjjWTOEh0/L1R6xJBHsrLsw1wP2jFA8+DB83/4HXzRpH9/ YtFKjT1/bxhNzEMI/GVZANhhycoYIqheLXXmbwcGLBvPF8QL0wCKVqU+d5dZApA2zWgy oCUQdqSlKrA85Qk6Hh9bY6Yvy+qDltGNs+RDGpY86HEXPX/rUaIXmtO/TdKKGA2HlJ9/ rMZLMFAC7s1eS7F/iN5RK9UF9G3C3F64JF+Q84jwCKmEgrG4Orl9CCtu7o2smI/h/6Gw L/uIaznghUz/raMQWFD6MFrtsNoe4+3eWk9R8/mbcSQEwagh4GVcu/57Ag2n5QJdECJe pYEA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269282; x=1732874082; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cAhPP1Ue2Iis5GJtsj6WYVFqMLGyqRg1DOrYPcB4peg=; b=BDjAEAzin1BsTfYJv1IDtNShd28ppuSbVshENE45PH7ql3yFAk8Kg3etyM2iPXGlVI LRT857Tx9ncRKR7hv3WJhl4LXFwGCOfNRcDQnF8Nk34Xn6ANo0aM0xVaERSnNTRSOKj5 2WqoVdz8VkxbufkX+o7JPQ8ljajczCmT8r+mznIokJLT+3+keIdbx61YjzyrM3sG458d xOM+Apd+QVpw3kxcU3Igkv4VhoM0Uj96Biy1xWGNYGqthpM+Vf2/MFJWPY6lok5OpTej eSa3IZT+2agbvpL4iPJsGj/9c8PepuIS4/Q7IeLvJ9xh8NCirdn5i/lnxSIr/FUsWB3H UlmA== X-Forwarded-Encrypted: i=1; AJvYcCVXCb/MasCxzIW6HsFmUIoJsZQts2w3CIRXvb2gWp79gfKC+g1HkhbC6gaKRvgXU2fyskpJxrTKxnwNwDki@vger.kernel.org, AJvYcCVx/VzZ1IJV10F/YLaBfQzVlLyI2jBsgoK61FeQgnm6IPzBNT9AFwXKQf1i+aNygbxV4Kdde4bKLy0J@vger.kernel.org X-Gm-Message-State: AOJu0YyNE+t1I1EZ9MInt/yBFD5eo0pmFEsW3vSZIWSWg0RWust8SITy v4sJb/eGHKPZdtR/xwmU8etiW7IHR9b0GYHO0H7k0yb28fh/4fsI X-Gm-Gg: ASbGncsq6yBt0h4hEiFYD4mAJdQUDKSVXMDmtmhVb612tRiBJk4mpXD81ihNHSKQzrw xfZbVbB/j8JXQVD8GVyYvoN10ehLh9139WZ19kc60q6actvBWfxYIFcyZjRanAQ/CXaksFvurXm oFBTRVniOPNatTDiYVz7ZPKUNHc0EcznyhVHeO75HjEPqbXvkfhomA74QxcTPgaWglUyI5nmPJz 0hJ1mD7q+77Y+g/3l4i0/wGTwWzBMaS12yR+6S1EpLSt5/RDGFM2CLr4kRAXkf9alQ= X-Google-Smtp-Source: AGHT+IG1mSXwA3TMBrA9RT10+LRaQrL46redGKLRvMQJTuaiKJytNKP6/Q6IsAaMKo5OeafMhXXAtg== X-Received: by 2002:a05:6a00:98d:b0:721:19bc:4bf4 with SMTP id d2e1a72fcca58-724df696daemr2863138b3a.23.1732269282031; Fri, 22 Nov 2024 01:54:42 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:41 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan , Krzysztof Kozlowski Subject: [PATCH v3 RESEND 02/10] dt-bindings: arm: apple: apple,pmgr-pwrstate: Add A7-A11 compatibles Date: Fri, 22 Nov 2024 17:50:31 +0800 Message-ID: <20241122095136.35046-3-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The blocks found on Apple A7-A11 SoCs are compatible with the existing driver so add their per-SoC compatible. Acked-by: Krzysztof Kozlowski Acked-by: Hector Martin Signed-off-by: Nick Chan --- .../devicetree/bindings/power/apple,pmgr-pwrstate.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.ya= ml b/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml index 59a6af735a21..6e9a670eaf56 100644 --- a/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml +++ b/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml @@ -31,6 +31,11 @@ properties: compatible: items: - enum: + - apple,s5l8960x-pmgr-pwrstate + - apple,t7000-pmgr-pwrstate + - apple,s8000-pmgr-pwrstate + - apple,t8010-pmgr-pwrstate + - apple,t8015-pmgr-pwrstate - apple,t8103-pmgr-pwrstate - apple,t8112-pmgr-pwrstate - apple,t6000-pmgr-pwrstate --=20 2.47.0 From nobody Sun Nov 24 19:42:06 2024 Received: from mail-pg1-f172.google.com (mail-pg1-f172.google.com [209.85.215.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ECB031DE4C4; Fri, 22 Nov 2024 09:54:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269288; cv=none; b=sjxI0JFIw+xBCsEpZo3Ivtb58+CTCbe6soRUoY9UEklYCEEOQ64jn8MJcHSJ1NI4aS11CZ/s4xGAZVPLsVCAOk8UoYuRAPeUamxnkNCWF5uI2SYk9QWHXc+x4dGtMksrES/M67jGHKKYbvqiHntgqKTCa6fl6cNU0t5nv+Tw0I8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269288; c=relaxed/simple; bh=ztOkG1l9yjVcr2pfAMEkRwns7DNCI2dI76C/ri/QF58=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=L+2hhim/JwpxwlPYHbe1iWWiqtZyyDFfuz+OXJ6NDZrswq3dSiM0q27RFXxt8/oGYcNqkMi46D6XpHvvWKUxVddZzTtz8xHgC1w+kuFAGRsvk1vGv3ymcy3eAijcAW+bFVIu+JQKDobpRAB81JpBMtF5L9wzuMjBDVfHYBJe5vg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NgSgd2gf; arc=none smtp.client-ip=209.85.215.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NgSgd2gf" Received: by mail-pg1-f172.google.com with SMTP id 41be03b00d2f7-7fbc29b3145so992173a12.0; Fri, 22 Nov 2024 01:54:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269285; x=1732874085; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AmFdBAmyPJlGFUTTlreUxBYzIDgdjp64ciz7CA5AoGc=; b=NgSgd2gfdZyeouWo2q5b1AfqcBa8FPC2522/OOpsw+ge9tWCanQR3WBfLNLV+zzYTV tyAp1WvhljRqpIfVftORKm4lkprWEFE96vhkXV/jysCHClobLGl2N9EwpxWWzlRFp0jV e8XQkQpfkHUlyMBJNZ1bnk7IOAgurMEmp5LKbdlEV2RgLAw7wruTSSlj9aC/VG+qi40i BTfMKgXjK0lN+k/UvmnGLoMzZb/Stv61M86ecY8gA76B/4GtbsXGFVvugTCGQapX1biN Y6nlqysHu+PTq4DYks64CwShofSY/g0UTM7R+XA+PQQbIK89kES8ovjBWksu2NU3CWqh EBpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269285; x=1732874085; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=AmFdBAmyPJlGFUTTlreUxBYzIDgdjp64ciz7CA5AoGc=; b=hWnfc6hnHy8dGea9KDp5A+2144SlRb8Os8lfEXDngbJeECcm6GvVJrkiNUiPkzmqnF NyuKwEd98DzOfxjMbPthaXHT5kCSz2yasxqt1zUYEy1/zAkoHFXtx7UkmweNGtxiMc4T MRuoE6U1eyCSD8dTdzU9sve4EKx+mbhw9FswDWglWX3DQ8y8ShzQZu+X98BPEFo+A/zU xG5rc3zFtNEHPNuuTfDcuIKBT4EWSbed0ckhzkTp4UdNcf2BizIekhGHSAaDPjMiW3lV jVCArLvumkGbcHnKH7zGgQJI32JpfmykhKiAjgq8mHht6MmpuNPb+ulFaFqspcBlWd6A uRXw== X-Forwarded-Encrypted: i=1; AJvYcCU49GCLX6l0osHKAoyA76PUxSOgdDAapRQIAmMr6oS7kHMhPPZni0UQzccpp6kDmkwWdtu27ifDO670O/qv@vger.kernel.org, AJvYcCUCCjbcYtQxp0w4RaqwLnqiZvZ/Q96jjfko1mEaNa1dq40tvBGpdSQFxRRD6Ccm4pkxR7WVGHAqqN5s@vger.kernel.org X-Gm-Message-State: AOJu0YzRzai+NSbtHpmSt0Aaz81P8O5fK6TdJgCA9+/Mg0leLWc8qdlR 86zQ/ekKI8h4Bzveox4mBHi89LWVAOpCgoWrlLqaYSKT30NWnKJY X-Gm-Gg: ASbGncvFAlPu1LCGxxhCDTzZgPDdC/yZ2f2kvbYmlDAlIrWtM0lvKLVEzhWE1z+HXPd 1kMlqiksC3DMx5mC6M2xZrGHuydWzFHKnXmHLJVkOwwRiUWB5fTccoTOZfKpEQgQ6/S8SGHWtG5 e/XItogfTxvJHns+7p51n+2qCI+ie5R+ONG2egJvJpLE8KYO+IDc67AJBCjMBLd++2IxrAA2cQw /ul1JlKXl24OncPLPne6ZjqzESUsZSzRdc8adPMyBSJ3DAm93Cu0WBDzb46QCahoP4= X-Google-Smtp-Source: AGHT+IFz9q3oc2RE2NYFjE+08PZk/6LU2//+16PK588l/k/No7GlDauB+hoMrmFRQHWGF887IrqsCg== X-Received: by 2002:a05:6a21:9984:b0:1d9:3acf:8bdd with SMTP id adf61e73a8af0-1e09d9aaf87mr3983535637.22.1732269285104; Fri, 22 Nov 2024 01:54:45 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:44 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 03/10] arm64: dts: apple: s5l8960x: Add PMGR node Date: Fri, 22 Nov 2024 17:50:32 +0800 Message-ID: <20241122095136.35046-4-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the PMGR node and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi | 4 + arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi | 4 + arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi | 4 + arch/arm64/boot/dts/apple/s5l8960x-pmgr.dtsi | 610 ++++++++++++++++++ arch/arm64/boot/dts/apple/s5l8960x.dtsi | 13 + 5 files changed, 635 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/s5l8960x-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi b/arch/arm64/boot/d= ts/apple/s5l8960x-5s.dtsi index 0b16adf07f79..51c081923657 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi @@ -49,3 +49,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_mipi_dsi>; +}; diff --git a/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi b/arch/arm64/boot= /dts/apple/s5l8960x-air1.dtsi index 741c5a9f21dd..7d6e799c933a 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi @@ -49,3 +49,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_dp>; +}; diff --git a/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi b/arch/arm64/boo= t/dts/apple/s5l8960x-mini2.dtsi index b27ef5680626..2ba846db2266 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi @@ -49,3 +49,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_dp>; +}; diff --git a/arch/arm64/boot/dts/apple/s5l8960x-pmgr.dtsi b/arch/arm64/boot= /dts/apple/s5l8960x-pmgr.dtsi new file mode 100644 index 000000000000..da265f484307 --- /dev/null +++ b/arch/arm64/boot/dts/apple/s5l8960x-pmgr.dtsi @@ -0,0 +1,610 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple S5L8960X "A7" SoC + * + * Copyright (c) 2024 Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@20000 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@20008 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_secuart0: power-controller@200f0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "secuart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_secuart1: power-controller@200f8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "secuart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_cpm: power-controller@20010 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_lio: power-controller@20018 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "lio"; + apple,always-on; /* Core device */ + }; + + ps_iomux: power-controller@20020 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "iomux"; + apple,always-on; /* Core device */ + }; + + ps_aic: power-controller@20028 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_debug: power-controller@20030 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20030 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_dwi: power-controller@20038 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20038 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@20040 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_mca0: power-controller@20048 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@20050 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@20058 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20058 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@20060 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20060 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@20068 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20068 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@20070 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20070 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@20078 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20078 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@20080 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20080 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@20088 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20088 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@20090 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20090 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@20098 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20098 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@200a0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@200a8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@200b0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@200b8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@200c0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@200c8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart3: power-controller@200d0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@200d8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@200e0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@200e8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x200e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio_p: power-controller@20110 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + }; + + ps_usb: power-controller@20158 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@20160 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@20170 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host1: power-controller@20180 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_disp_busmux: power-controller@201a8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp_busmux"; + }; + + ps_media: power-controller@201d8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp: power-controller@201d0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp"; + }; + + ps_msr: power-controller@201e0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@201e8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0: power-controller@201b0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_aes0: power-controller@20100 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aes0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@20108 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_hsic0_phy: power-controller@20118 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_hsic1_phy: power-controller@20120 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic1_phy"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_hsic2_phy: power-controller@20128 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic2_phy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_ispsens0: power-controller@20130 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens0"; + }; + + ps_ispsens1: power-controller@20138 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens1"; + }; + + ps_mcc: power-controller@20140 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Core device */ + }; + + ps_mcu: power-controller@20148 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcu"; + apple,always-on; /* Core device */ + }; + + ps_amp: power-controller@20150 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "amp"; + apple,always-on; /* Core device */ + }; + + ps_usb2host0_ohci: power-controller@20168 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usb2host1_ohci: power-controller@20178 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1_ohci"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_usbotg: power-controller@20188 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbotg"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_smx: power-controller@20190 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@20198 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_cp: power-controller@201a0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cp"; + apple,always-on; /* Core device */ + }; + + ps_mipi_dsi: power-controller@201b8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mipi_dsi"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_dp: power-controller@201c0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0>; + }; + + ps_disp1: power-controller@201c8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp1"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_vdec: power-controller@201f0 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec"; + power-domains =3D <&ps_media>; + }; + + ps_venc: power-controller@201f8 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc"; + power-domains =3D <&ps_media>; + }; + + ps_ans: power-controller@20200 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ans"; + }; + + ps_ans_dll: power-controller@20208 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ans_dll"; + power-domains =3D <&ps_ans>; + }; + + ps_gfx: power-controller@20218 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_sep: power-controller@20268 { + compatible =3D "apple,s5l8960x-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + power-domains =3D <&ps_secuart1>, <&ps_secuart0>; + apple,always-on; /* Locked on */ + }; +}; diff --git a/arch/arm64/boot/dts/apple/s5l8960x.dtsi b/arch/arm64/boot/dts/= apple/s5l8960x.dtsi index 0218ecac1d83..7705215fbdc7 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x.dtsi @@ -62,9 +62,18 @@ serial0: serial@20a0a0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,s5l8960x-pmgr", "apple,pmgr", "syscon", "simple-m= fd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x24000>; + }; + wdt: watchdog@20e027000 { compatible =3D "apple,s5l8960x-wdt", "apple,wdt"; reg =3D <0x2 0x0e027000 0x0 0x1000>; @@ -78,11 +87,13 @@ aic: interrupt-controller@20e100000 { reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl: pinctrl@20e300000 { compatible =3D "apple,s5l8960x-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0e300000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -111,3 +122,5 @@ timer { ; }; }; + +#include "s5l8960x-pmgr.dtsi" --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-oo1-f43.google.com (mail-oo1-f43.google.com [209.85.161.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 622791DE4E1; Fri, 22 Nov 2024 09:54:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269291; cv=none; b=s0Ju2B0AW4SzilAXI4QzjwU9XZIknx/nxnEsDmeB1cR9dPADvE/P93w2ncLhdfyGPL+JDA7cbDzHTJH2f6a7abT++g17LUohthl23iwwgjhmFDOOUNCbYOqRmR84jGC64tTELSq/row59cfRaDRw+Qqyic0ckCrQy5RgNyJMO50= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269291; c=relaxed/simple; bh=SzS/hp6ZTSc4CXveKcb+F3wOdEtvm7HPi7hP+3Vuxds=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qFLdRqbQWvQ4ETqTUdWkvEjCnw4DRc71OPcdU9OMREPBwkFb2iL4GtELqsBb3snBVkcZm2DNjRsSdiVd9ZZvJk7wPt2R4utajABkUbvGFsmmLeXa6M+x3/8B3BSpJe/xFdaCa5W/kBs1gKyEdDY+r00LAkMPbwZz5+Gq7ydFdrA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gvaEZNPu; arc=none smtp.client-ip=209.85.161.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gvaEZNPu" Received: by mail-oo1-f43.google.com with SMTP id 006d021491bc7-5ebc4e89240so1057881eaf.1; Fri, 22 Nov 2024 01:54:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269288; x=1732874088; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=h29fXuXIIZCeKG22Kvh4EAzKydaTzTD6caajZ+GKEeQ=; b=gvaEZNPucaVe0KRsn07Uen6EwwLpiSiJXHZoE9ETPpW/xkx720l1ciB1EQLa/Agchx TIc6RO4vPFSstvFzLyV2fFzQE6rof1NNIHJL09s2UhFtzJoLCsvFgZNoerOCrxzvr7Xu QxXR1Td3Fvap4l2S4QYem74ZXEMyOxx7aiOcKpfNggfuWYT5Rh2tRKsAyXCL6fd1qxsT vHRranLqaNOIvZTPkSWFniEwmUgzFlcvUu9Wzgv4hcWewp44AvReWBsgjytJcEPjJf0u I0ypWK12Jf06YMjAqgctzzrLHVNXv0fdr4myJBtPcSlmM8ChFy7dDopvoMpYDabrk+/I SSGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269288; x=1732874088; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=h29fXuXIIZCeKG22Kvh4EAzKydaTzTD6caajZ+GKEeQ=; b=LBH0jpbK6ViJlc/u/GMS/G02x2A/bqMRNUSb5QYfGpo2iW27Q7XP11i/DAiyOIlap8 vXLk8kVZYyz3grF1e2Jj+tDFPakni12Rlo7hA7fMtqU3H4xhDHAVHd5qDM82pNkDnaw2 VR1R1UA3EB8caDq2Ne3azgfIFA9o26k4X1rf3oliLvMn4wwtPNrIC/dpak03a45rksrr DNgDrjbKpxZ1HhVbSsnQYC5okAaB8ZKvkOtKW/SJkig5Qoc2wZF8xm5yhBLNx4Iz3EOz 2xiYMesGnw5qEoLuQ5WDWsiOiUf1gdqpRf3MBk9zDBt8EIwiaKxraDpGZ3jmSntyNU5A Qmvw== X-Forwarded-Encrypted: i=1; AJvYcCUuTAwOstR49EQTqiM2s4f7vm0RVH7z0gohb1RxCis4YNMGHz5KPwqdUrCQbdDBcHUCrE5wh9ohBFiCSnV3@vger.kernel.org, AJvYcCWltIBxobXasJ8y/9GLroNw2S8pPYb+7XNMeZHeGyRMy3TiAowuCIqT7aNoeBP6aItylHy6SpsjVCdM@vger.kernel.org X-Gm-Message-State: AOJu0YyTf49gp1kximYu+lARl+9mlsl7Z0bwkjBW37A5/bMjvt3lJ8xl WRYKY8+luYugE4Un5BiuT9xLn5n7tj7U+OrFoZJPUfCD5dI5xaHH X-Gm-Gg: ASbGncvCCco399EU9iymnnfOaQ8X22LisqVSQ4k6thQHH8lPZ92eaO7Zhevj/DSdlKm baGlx6R/4CzT/55lh/xEnQjAIpMRsGGW/7SOrNDMs2P/gaEYFRUfd4lWkqUqoSb4ehSwOeYBodl aJNliHtpQd7jCwptncSNHqj/pTx9DtvsBjkHp+ADB/QFd0ilJtsutU7O7b9W5ysiQSzoZEPgAc/ 1bM5n4pt5B64XZ8ARjG77PR4J1K8bUTR1/VcNb1boVgsdz+vcOuripBliG9JDVjNJ4= X-Google-Smtp-Source: AGHT+IGSp/k25HyapGHekreMvdojkSBNpBZ96RkUl9HFk5bE2tSCUcpOF9w12IiP0kxZciyHdlemZA== X-Received: by 2002:a05:6358:248b:b0:1c3:94:8fe3 with SMTP id e5c5f4694b2df-1ca796d06b3mr189416655d.4.1732269288456; Fri, 22 Nov 2024 01:54:48 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:48 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 04/10] arm64: dts: apple: t7000: Add PMGR node Date: Fri, 22 Nov 2024 17:50:33 +0800 Message-ID: <20241122095136.35046-5-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the PMGR node and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t7000-6.dtsi | 4 + arch/arm64/boot/dts/apple/t7000-j42d.dts | 1 + arch/arm64/boot/dts/apple/t7000-mini4.dtsi | 4 + arch/arm64/boot/dts/apple/t7000-n102.dts | 4 + arch/arm64/boot/dts/apple/t7000-pmgr.dtsi | 641 +++++++++++++++++++++ arch/arm64/boot/dts/apple/t7000.dtsi | 14 + 6 files changed, 668 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/t7000-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/t7000-6.dtsi b/arch/arm64/boot/dts/a= pple/t7000-6.dtsi index f60ea4a4a387..77d74d6af1c4 100644 --- a/arch/arm64/boot/dts/apple/t7000-6.dtsi +++ b/arch/arm64/boot/dts/apple/t7000-6.dtsi @@ -48,3 +48,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_mipi_dsi>; +}; diff --git a/arch/arm64/boot/dts/apple/t7000-j42d.dts b/arch/arm64/boot/dts= /apple/t7000-j42d.dts index 2231db6a739d..4de5e6a3f230 100644 --- a/arch/arm64/boot/dts/apple/t7000-j42d.dts +++ b/arch/arm64/boot/dts/apple/t7000-j42d.dts @@ -20,6 +20,7 @@ chosen { framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ + power-domains =3D <&ps_disp0 &ps_dp>; /* Format properties will be added by loader */ status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/t7000-mini4.dtsi b/arch/arm64/boot/d= ts/apple/t7000-mini4.dtsi index c64ddc402fda..e5a9656045f2 100644 --- a/arch/arm64/boot/dts/apple/t7000-mini4.dtsi +++ b/arch/arm64/boot/dts/apple/t7000-mini4.dtsi @@ -49,3 +49,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_dp>; +}; diff --git a/arch/arm64/boot/dts/apple/t7000-n102.dts b/arch/arm64/boot/dts= /apple/t7000-n102.dts index 9c55d339ba4e..99eb8a2b8c73 100644 --- a/arch/arm64/boot/dts/apple/t7000-n102.dts +++ b/arch/arm64/boot/dts/apple/t7000-n102.dts @@ -46,3 +46,7 @@ button-volup { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_mipi_dsi>; +}; diff --git a/arch/arm64/boot/dts/apple/t7000-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t7000-pmgr.dtsi new file mode 100644 index 000000000000..5948fa7afffc --- /dev/null +++ b/arch/arm64/boot/dts/apple/t7000-pmgr.dtsi @@ -0,0 +1,641 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple T7000 "A8" SoC + * + * Copyright (c) 2024, Nick Chan + */ +&pmgr { + ps_cpu0: power-controller@20000 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@20008 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@20040 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_p: power-controller@201f8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + }; + + ps_lio: power-controller@20100 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "lio"; + apple,always-on; /* Core device */ + }; + + ps_iomux: power-controller@20108 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "iomux"; + apple,always-on; /* Core device */ + }; + + ps_aic: power-controller@20110 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_debug: power-controller@20118 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_dwi: power-controller@20120 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@20128 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_mca0: power-controller@20130 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@20138 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@20140 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@20148 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@20150 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@20158 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@20160 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@20168 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@20170 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@20178 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@20180 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@20188 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@20190 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@20198 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@201a0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@201a8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@201b0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart3: power-controller@201b8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@201c0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@201c8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@201d0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@201d8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@201e0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_aes0: power-controller@201e8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aes0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@201f0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_usb: power-controller@20248 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@20250 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@20258 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host1: power-controller@20268 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host2: power-controller@20278 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host2"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_disp_busmux: power-controller@202a8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp_busmux"; + }; + + ps_media: power-controller@202d8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp: power-controller@202d0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp"; + }; + + ps_msr: power-controller@202e0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@202e8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0: power-controller@202b0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_disp1: power-controller@202c8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp1"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_pcie_ref: power-controller@20220 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_hsic0_phy: power-controller@20200 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_hsic1_phy: power-controller@20208 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic1_phy"; + power-domains =3D <&ps_usb2host2>; + }; + + ps_ispsens0: power-controller@20210 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens0"; + }; + + ps_ispsens1: power-controller@20218 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens1"; + }; + + ps_mcc: power-controller@20230 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_mcu: power-controller@20238 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcu"; + apple,always-on; /* Core device */ + }; + + ps_amp: power-controller@20240 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "amp"; + apple,always-on; /* Core device */ + }; + + ps_usb2host0_ohci: power-controller@20260 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usbotg: power-controller@20288 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbotg"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_smx: power-controller@20290 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple Fabric, critical block */ + }; + + ps_sf: power-controller@20298 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple Fabric, critical block */ + }; + + ps_cp: power-controller@202a0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cp"; + apple,always-on; /* Core device */ + }; + + ps_mipi_dsi: power-controller@202b8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mipi_dsi"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_dp: power-controller@202c0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0>; + }; + + ps_vdec: power-controller@202f0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec"; + power-domains =3D <&ps_media>; + }; + + ps_ans: power-controller@20318 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ans"; + }; + + ps_venc: power-controller@20300 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc"; + power-domains =3D <&ps_media>; + }; + + ps_pcie: power-controller@20308 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_pcie_aux: power-controller@20310 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_gfx: power-controller@20320 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_sep: power-controller@20400 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on */ + }; + + ps_venc_pipe: power-controller@21000 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x21000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe"; + power-domains =3D <&ps_venc>; + }; + + ps_venc_me0: power-controller@21008 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x21008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + power-domains =3D <&ps_venc>; + }; + + ps_venc_me1: power-controller@21010 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x21010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + power-domains =3D <&ps_venc>; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t7000.dtsi b/arch/arm64/boot/dts/app= le/t7000.dtsi index a7cc29e84c84..ed1e9a62ba05 100644 --- a/arch/arm64/boot/dts/apple/t7000.dtsi +++ b/arch/arm64/boot/dts/apple/t7000.dtsi @@ -62,6 +62,7 @@ serial0: serial@20a0c0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 @@ -74,9 +75,18 @@ serial6: serial@20a0d8000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart6>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,t7000-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x24000>; + }; + wdt: watchdog@20e027000 { compatible =3D "apple,t7000-wdt", "apple,wdt"; reg =3D <0x2 0x0e027000 0x0 0x1000>; @@ -90,11 +100,13 @@ aic: interrupt-controller@20e100000 { reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl: pinctrl@20e300000 { compatible =3D "apple,t7000-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0e300000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -123,3 +135,5 @@ timer { ; }; }; + +#include "t7000-pmgr.dtsi" --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-ot1-f53.google.com (mail-ot1-f53.google.com [209.85.210.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C4951DE89B; Fri, 22 Nov 2024 09:54:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269296; cv=none; b=Mrg/4DfBvUeZfo/FCC9RJyBPGxUg5rop6ImUc+fTJWrKGomgt+mkw8cqASmSM8ZlzK58H0/RCH3yIK1d9wUXdVYitc5q75VvLbzcJbqPluu/mO2j2bxlfUbTd/v8BoIZjeCmtMxJ3KY7kxpiFo739F9GAVN+ZqVYa24x0AFyI1s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269296; c=relaxed/simple; bh=Wqum4+2DlKwXPJfGBhEHgIowTNVYGsF7gXpmJi2mZCs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SuDIRjIyntzMVHq1GWj2NBhk35f2004v0zmMWnJSH7fRGMBnh6+RH65ixYkSE0KoaUXIUQgUm2Vm+lUl5KER4BZy7TIsWwhSUkVDKPpV5/7kYJFjZ0fYMFXzVhhDujyoLL08Fr2NtXfQNI96g3IAZrD4+Dkx9GB8+LvpVB7jmKE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eicwB8zX; arc=none smtp.client-ip=209.85.210.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eicwB8zX" Received: by mail-ot1-f53.google.com with SMTP id 46e09a7af769-7180cc146d8so1005186a34.0; Fri, 22 Nov 2024 01:54:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269291; x=1732874091; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dZj8MLvtC5u5/G8dsckvO4061YfoeeWz6Ah03C4dE/Y=; b=eicwB8zXuopFxbfVpxqb0GIM5Tb1gQ6Hz+LTa89CaGXQmsTd+vWwcrWonAceGYW9Rs feNcCHyGqpvHWbS79ed2mcmcuxr3dqBwPS81E9jDG2IKbYLjnQEN119NMnThprYJn0PF AUZ9ak0KUUB8QLiNp4tk7kV6xbZNEnRfPnZvxQzHeKvZOy3IPVEsB/o0XB+mlKFEg1Jt J5eIBiH1Li5/x6rPVbKJFbxcs7uv13524Or6lXFT3Cd8o9WGyp75b4hi/o1OxabMeBrx 4jxiZQf5+SVniHpRo3pKhxdecb3Pn6BURSU3COBmZlsH/5McCUY5sbzrU2pYeq7AvucL Y8vQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269291; x=1732874091; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dZj8MLvtC5u5/G8dsckvO4061YfoeeWz6Ah03C4dE/Y=; b=HX8q9qhI1YHszp1IUVJJL5oJx4VFZ7JLkBL5sUdxQpnsM99pCdd4NsZoLQ5t2nNujV T1tcSVzdF39ZiriT6D0qyW+B2f3+osjRQJcFNkfsrqPR76rLn/Tnyl7sh1MnsbnR+3FN xzSINZChRXBn7jb/qc0ezhNeKdn/YDBHDqjDyLrbR66BHfI0ftXs1aJH4BSV/Kev1VI8 C9jXcEuS9mMyFabetyjcw1pf+++wXQNCWQ/PO9i/xxEqGUW9Jwk2GdilCUsEu/9hAB8y 1ioCD244HRUxtNPSFJd+SLaVUYVoYR9xzTXVSWaRfGyoexTgYbFA24Xj9wyzgN1U04Bm W5KA== X-Forwarded-Encrypted: i=1; AJvYcCVIe2am8kTBHa5MxQ+iz+x3WfMw6e/rXAmHOiwoVtWq5OE8tquebbi9SmFM7QTBe9VDOliLEH1enQ13@vger.kernel.org, AJvYcCWHX+eQbzjK2rzXc4XoC6cnopNrvAuhO9F1cfGr5/mTxw5bvZ6pO8iTjfBVlTZoDmR1Rtrhx2DUDzp/W+pM@vger.kernel.org X-Gm-Message-State: AOJu0Yw8A2i7Y3v14TykcPvNnVxo9ce8mWnG7Gyx7ZU4fFY/L+AIhp7S gOmVoxMWAf8P3tZ4PYXm0sTAu0ETJhgtG/oOj2A2YmJdjfG8KzDD X-Gm-Gg: ASbGncudH0JroHWuzNVC6ZM+sXzr9Kk0UIFOc/CT6UAhPTzvAbVe4FCX7H6lhbrqu0n 3cVXUaaxcKu1iaoN1GZ+f7k2HMyEDbuaoLz8xeeKN44fgOnjLkZzUTG5WffHwMPMRpDT0lVchXn 6q2SDREOijC3frdL8ClvbekQd1shAPqCEp1rEXgeNkLHBAL+EsjXNs8VQi6u2U2/neC30PHOJi0 ZzHmG7tGUusO0x7avHX9sMxQ8lDES29Cvgk1nLrI69KKEVcTwI7kFahd8GQdc34728= X-Google-Smtp-Source: AGHT+IG3hD3q5LZu0dQvO6MYBBaE4l5bWQ+TAv0Mm/WrpYD7A7y8o6WfJF/9NAbaY9owNSrzD7ujWQ== X-Received: by 2002:a05:6830:4908:b0:718:83f7:9df4 with SMTP id 46e09a7af769-71c04ce52b8mr2529770a34.23.1732269291392; Fri, 22 Nov 2024 01:54:51 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:51 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 05/10] arm64: dts: apple: t7001: Add PMGR node Date: Fri, 22 Nov 2024 17:50:34 +0800 Message-ID: <20241122095136.35046-6-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the PMGR node and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t7001-air2.dtsi | 1 + arch/arm64/boot/dts/apple/t7001-pmgr.dtsi | 650 ++++++++++++++++++++++ arch/arm64/boot/dts/apple/t7001.dtsi | 13 + 3 files changed, 664 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/t7001-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/t7001-air2.dtsi b/arch/arm64/boot/dt= s/apple/t7001-air2.dtsi index 19fabd425c52..e4ec8c1977de 100644 --- a/arch/arm64/boot/dts/apple/t7001-air2.dtsi +++ b/arch/arm64/boot/dts/apple/t7001-air2.dtsi @@ -20,6 +20,7 @@ chosen { framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ + power-domains =3D <&ps_disp0 &ps_dp>; /* Format properties will be added by loader */ status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/t7001-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t7001-pmgr.dtsi new file mode 100644 index 000000000000..7321cfdcd189 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t7001-pmgr.dtsi @@ -0,0 +1,650 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple T7001 "A8X" SoC + * + * Copyright (c) 2024, Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@20000 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@20008 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpu2: power-controller@20010 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu2"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@20040 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_p: power-controller@201f8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + }; + + ps_lio: power-controller@20100 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "lio"; + apple,always-on; /* Core device */ + }; + + ps_iomux: power-controller@20108 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "iomux"; + apple,always-on; /* Core device */ + }; + + ps_aic: power-controller@20110 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_debug: power-controller@20118 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_dwi: power-controller@20120 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@20128 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_mca0: power-controller@20130 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@20138 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@20140 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@20148 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@20150 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@20158 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@20160 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@20168 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@20170 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@20178 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@20180 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@20188 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@20190 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@20198 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@201a0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@201a8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@201b0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart3: power-controller@201b8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@201c0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@201c8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@201d0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@201d8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@201e0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_aes0: power-controller@201e8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aes0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@201f0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x201f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_usb: power-controller@20248 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@20250 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@20258 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host1: power-controller@20268 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host2: power-controller@20278 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host2"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_disp_busmux: power-controller@202a8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp_busmux"; + }; + + ps_disp1_busmux: power-controller@202c0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp1_busmux"; + }; + + ps_media: power-controller@202d8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp: power-controller@202d0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp"; + }; + + ps_msr: power-controller@202e0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@202e8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0: power-controller@202b0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0"; + power-domains =3D <&ps_disp_busmux>; + }; + + ps_disp1: power-controller@202c8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp1"; + power-domains =3D <&ps_disp1_busmux>; + }; + + ps_pcie_ref: power-controller@20220 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_hsic0_phy: power-controller@20200 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_hsic1_phy: power-controller@20208 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic1_phy"; + power-domains =3D <&ps_usb2host2>; + }; + + ps_ispsens0: power-controller@20210 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens0"; + }; + + ps_ispsens1: power-controller@20218 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens1"; + }; + + ps_mcc: power-controller@20230 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_mcu: power-controller@20238 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcu"; + apple,always-on; /* Core device */ + }; + + ps_amp: power-controller@20240 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "amp"; + apple,always-on; /* Core device */ + }; + + ps_usb2host0_ohci: power-controller@20260 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usbotg: power-controller@20288 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbotg"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_smx: power-controller@20290 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@20298 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_cp: power-controller@202a0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cp"; + apple,always-on; /* Core device */ + }; + + ps_dp: power-controller@202b8 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0>; + }; + + ps_vdec: power-controller@202f0 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x202f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec"; + power-domains =3D <&ps_media>; + }; + + ps_ans: power-controller@20318 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ans"; + }; + + ps_venc: power-controller@20300 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc"; + power-domains =3D <&ps_media>; + }; + + ps_pcie: power-controller@20308 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_pcie_aux: power-controller@20310 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_gfx: power-controller@20320 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_sep: power-controller@20400 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x20400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on */ + }; + + ps_venc_pipe: power-controller@21000 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x21000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe"; + power-domains =3D <&ps_venc>; + }; + + ps_venc_me0: power-controller@21008 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x21008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + power-domains =3D <&ps_venc>; + }; + + ps_venc_me1: power-controller@21010 { + compatible =3D "apple,t7000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x21010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + power-domains =3D <&ps_venc>; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t7001.dtsi b/arch/arm64/boot/dts/app= le/t7001.dtsi index a76e034c85e3..c471f57cca0e 100644 --- a/arch/arm64/boot/dts/apple/t7001.dtsi +++ b/arch/arm64/boot/dts/apple/t7001.dtsi @@ -72,9 +72,18 @@ serial0: serial@20a0c0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,t7000-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x24000>; + }; + wdt: watchdog@20e027000 { compatible =3D "apple,t7000-wdt", "apple,wdt"; reg =3D <0x2 0x0e027000 0x0 0x1000>; @@ -88,11 +97,13 @@ aic: interrupt-controller@20e100000 { reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl: pinctrl@20e300000 { compatible =3D "apple,t7000-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0e300000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -121,3 +132,5 @@ timer { ; }; }; + +#include "t7001-pmgr.dtsi" --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-oa1-f52.google.com (mail-oa1-f52.google.com [209.85.160.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16D6A1DE8B2; Fri, 22 Nov 2024 09:54:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269299; cv=none; b=L92wyzq89vTIKMp7TNT3CnqZf3ut2gmDSJ3Lzbe1nc3mXgRfoE81jJKOk2lzLB3aM2mWMYA8A69gtcrYRs/v7lmMU5e1c9XHpvF17kD3LTyCgWn18gyewMW05GdTjFSCc55LPL2oiVlosKarVr6iHi/Itq/SHL2UmJBRlBGtRoE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269299; c=relaxed/simple; bh=AEq7qjLHJCvyNxWhUpmqMZ/nrTrCzFGoFB0eYGKsCwg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LkYg7CUMDZtJDzF7EvF0BLNzBYQEVhtgCJcpr0gmLDv9ndzNCkO2BFlszkLO412mNx0Y9vKkimEu8z0Ib6tdsxCXwhdHAUf1yU7jQT4uMV/F6CQ+vXAukqC7KE5gJw1K2dYISBCjC8S+a9XEHOwY+jNxVWSHLTFIkv8RlV191iI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=TMFBWYEr; arc=none smtp.client-ip=209.85.160.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="TMFBWYEr" Received: by mail-oa1-f52.google.com with SMTP id 586e51a60fabf-2958ddf99a7so1769088fac.2; Fri, 22 Nov 2024 01:54:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269295; x=1732874095; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z2meNdNC9JbNEg9CNY+T8XUwE3GU9HHBANjwUjn+JKM=; b=TMFBWYEr77TPwUINWFoKie0gb+qDWcIVtHII9Z+4H+HmhU59Beb5d+uYMDbkwJ9Ll+ 5l0BRa35BoXk28wAxft6islyRFKW6PGVJjL8dgdCfxoBTT+2FtWfYweCSiLklWu0+VA9 vXA0R7t5Pbi16BFSnPXU714J+mTaVjNmfDXoAhb3OoN9jazC9VsvBBMGI3CLeVEM42Rm uBqQ8MSCClBXjc4DXuCv1bkGUOEn4+9kGiDBs4xrmNG6dUyjfdWqKIA1f3rnBUribi1p iRRpV/CNz9vtsg6XSwVxmV8BKe24TY9xZAg3TusOSbiPUxViQzmBhF54tCTTgC61IdEk Oa3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269295; x=1732874095; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=z2meNdNC9JbNEg9CNY+T8XUwE3GU9HHBANjwUjn+JKM=; b=Kkx6u6PmodFAEeWdg3w6GLAF+uOQxuQplKWYEEJmF0X33LFuSXrcBdeugSaKAVC0iw Ky9d4KsKA7nd/+WLVpGeumDq1ySnS70KUCYqx50+L09BIYI1W76pI+dgBpkm117bnuHb qEYgE1X41umOuwC9LdrxLbY98Iru96ZYS3hu0XcDN192kIFW1yjzDtgBrJP69Bd/JbBO PwKMjeoimxgXUxEaAw+Q+roqBNstwT7hU9caEEsceWLKZgc530I7I2xajBOEdGH/Wj0H nbay9dXMImp2NgGhvk6IMRtGMHbO5ZfRFuMVZu5w7Fc4KetTcOyqLbKd8Fd9mLt4hx2N hKTQ== X-Forwarded-Encrypted: i=1; AJvYcCU+aX5Jd9TOuITOzxnLOsqS0tYCuipAAP4kYoHkBKo/fiLnxs+V9TWUwMnkEq32638d224vPffSDQBa@vger.kernel.org, AJvYcCVHo4Ls1YWC3X0+Rkz70aNgYob0OpUHNqPRI58leDn/4DaDhF0j8jAixUjFTdqckman7OglPmKNBCdtbbB6@vger.kernel.org X-Gm-Message-State: AOJu0Yyz4lcoNOucHyTc0vu3SkMweDrEfyZEIAzohRtwQT7/xJRs0jwd TjMfwtHYW3kQAfYOfMuePaTzJjKHh+9YWqDb/pRgnQ+X5GbHLfWt X-Gm-Gg: ASbGncuEb3BXfo2X3xE0ngWYd8mNLdZ9S+GVJDotlzNKa9v4Mq/0VHtnlAE4Q6j1STN k4DPInSrNVwM67Ge0nlSNcdDNhL1gbQOBGrWAq8DT/opDMmJfas2hsJ6qw2E/CxEWbmKts4AT2G i/JLL2SYCpxtTvIeG2VbhuLPF59mgOcrNxc57xcQhqxjPwP8xsqn43NbD8uk4Cs1mgeq4x8534Y JJ4NsQHqcrgm/le1hRx64sC2c0an0wKBeTAoIMs5CcE7W/IhrV8hExcFMgzUhZJZKE= X-Google-Smtp-Source: AGHT+IG0DOsqGodCIsVeDnbcvmiiKk0oj95do9o91YTdQlxOXZ6aB+qciOXSlSvUXYmE4BqisfQOHw== X-Received: by 2002:a05:6871:204:b0:270:1b79:ccbc with SMTP id 586e51a60fabf-29720adb309mr2749193fac.5.1732269294891; Fri, 22 Nov 2024 01:54:54 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:54 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 06/10] arm64: dts: apple: s8000: Add PMGR nodes Date: Fri, 22 Nov 2024 17:50:35 +0800 Message-ID: <20241122095136.35046-7-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the two PMGR nodes and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/s8000-pmgr.dtsi | 757 +++++++++++++++++++++ arch/arm64/boot/dts/apple/s8000.dtsi | 22 + arch/arm64/boot/dts/apple/s800x-6s.dtsi | 4 + arch/arm64/boot/dts/apple/s800x-ipad5.dtsi | 4 + arch/arm64/boot/dts/apple/s800x-se.dtsi | 4 + 5 files changed, 791 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/s8000-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/s8000-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/s8000-pmgr.dtsi new file mode 100644 index 000000000000..196b8e745a95 --- /dev/null +++ b/arch/arm64/boot/dts/apple/s8000-pmgr.dtsi @@ -0,0 +1,757 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple S8000/3 "A9" SoC + * + * Copyright (c) 2024 Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@80000 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@80008 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@80040 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_busif: power-controller@80150 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_busif"; + }; + + ps_sio_p: power-controller@80158 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + power-domains =3D <&ps_sio_busif>; + }; + + ps_sbr: power-controller@80100 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sbr"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_aic: power-controller@80108 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_dwi: power-controller@80110 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@80118 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_pms: power-controller@80120 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms"; + apple,always-on; /* Core device */ + }; + + ps_pcie_ref: power-controller@80148 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_mca0: power-controller@80168 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@80170 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@80178 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@80180 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@80188 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@80190 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@80198 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@801a0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@801a8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@801b0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@801b8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@801c0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@801c8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@801d0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@801d8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@801e0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@801e8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart3: power-controller@801f0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@801f8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@80160 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_hsic0_phy: power-controller@80128 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_hsic1_phy: power-controller@80130 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic1_phy"; + power-domains =3D <&ps_usb2host2>; + }; + + ps_isp_sens0: power-controller@80138 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens0"; + }; + + ps_isp_sens1: power-controller@80140 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens1"; + }; + + ps_usb: power-controller@80250 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@80258 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@80260 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host1: power-controller@80270 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host2: power-controller@80280 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host2"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_rtmux: power-controller@802a8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "rtmux"; + }; + + ps_media: power-controller@802d0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp: power-controller@802c8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp"; + power-domains =3D <&ps_rtmux>; + }; + + ps_msr: power-controller@802e0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@802d8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0: power-controller@802b0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0"; + power-domains =3D <&ps_rtmux>; + }; + + ps_pmp: power-controller@802e8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmp"; + }; + + ps_pms_sram: power-controller@802f0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_sram"; + }; + + ps_uart5: power-controller@80200 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@80208 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@80210 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@80218 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_aes0: power-controller@80220 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aes0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mcc: power-controller@80228 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80228 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_dcs0: power-controller@80230 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs0"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs1: power-controller@80238 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs1"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs2: power-controller@80240 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs2"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs3: power-controller@80248 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs3"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_usb2host0_ohci: power-controller@80268 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usb2host1_ohci: power-controller@80278 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1_ohci"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_usb2host2_ohci: power-controller@80288 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host2_ohci"; + power-domains =3D <&ps_usb2host2>; + }; + + ps_usbotg: power-controller@80290 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbotg"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_smx: power-controller@80298 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@802a0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_mipi_dsi: power-controller@802b8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mipi_dsi"; + power-domains =3D <&ps_rtmux>; + }; + + ps_dp: power-controller@802c0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0>; + }; + + ps_vdec: power-controller@802f8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec"; + power-domains =3D <&ps_media>; + }; + + ps_venc: power-controller@80308 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc"; + power-domains =3D <&ps_media>; + }; + + ps_pcie: power-controller@80310 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_pcie_aux: power-controller@80318 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_pcie_link0: power-controller@80320 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link0"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link1: power-controller@80328 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link1"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link2: power-controller@80330 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link2"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link3: power-controller@80338 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80338 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link3"; + power-domains =3D <&ps_pcie>; + }; + + ps_gfx: power-controller@80340 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80340 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_sep: power-controller@80400 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on */ + }; + + ps_venc_pipe: power-controller@88000 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe"; + power-domains =3D <&ps_venc>; + }; + + ps_venc_me0: power-controller@88008 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + }; + + ps_venc_me1: power-controller@88010 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + }; +}; + +&pmgr_mini { + ps_aop: power-controller@80000 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop"; + power-domains =3D <&ps_aop_busif &ps_aop_cpu &ps_aop_filter>; + apple,always-on; /* Always on processor */ + }; + + ps_debug: power-controller@80008 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_aop_gpio: power-controller@80010 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_gpio"; + power-domains =3D <&ps_aop>; + }; + + ps_aop_cpu: power-controller@80040 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_cpu"; + }; + + ps_aop_filter: power-controller@80048 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_filter"; + }; + + ps_aop_busif: power-controller@80050 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_busif"; + }; +}; diff --git a/arch/arm64/boot/dts/apple/s8000.dtsi b/arch/arm64/boot/dts/app= le/s8000.dtsi index 6e9046ea106c..84d6b4939ac4 100644 --- a/arch/arm64/boot/dts/apple/s8000.dtsi +++ b/arch/arm64/boot/dts/apple/s8000.dtsi @@ -61,19 +61,30 @@ serial0: serial@20a0c0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,s8000-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x8c000>; + }; + aic: interrupt-controller@20e100000 { compatible =3D "apple,s8000-aic", "apple,aic"; reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl_ap: pinctrl@20f100000 { compatible =3D "apple,s8000-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0f100000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -95,6 +106,7 @@ pinctrl_ap: pinctrl@20f100000 { pinctrl_aop: pinctrl@2100f0000 { compatible =3D "apple,s8000-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x100f0000 0x0 0x100000>; + power-domains =3D <&ps_aop_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -113,6 +125,14 @@ pinctrl_aop: pinctrl@2100f0000 { ; }; =20 + pmgr_mini: power-management@210200000 { + compatible =3D "apple,s8000-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x10200000 0 0x84000>; + }; + wdt: watchdog@2102b0000 { compatible =3D "apple,s8000-wdt", "apple,wdt"; reg =3D <0x2 0x102b0000 0x0 0x4000>; @@ -132,6 +152,8 @@ timer { }; }; =20 +#include "s8000-pmgr.dtsi" + /* * The A9 was made by two separate fabs on two different process * nodes: Samsung made the S8000 (APL0898) on 14nm and TSMC made diff --git a/arch/arm64/boot/dts/apple/s800x-6s.dtsi b/arch/arm64/boot/dts/= apple/s800x-6s.dtsi index 49b04db310c6..1dcf80cc2920 100644 --- a/arch/arm64/boot/dts/apple/s800x-6s.dtsi +++ b/arch/arm64/boot/dts/apple/s800x-6s.dtsi @@ -47,3 +47,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_mipi_dsi>; +}; diff --git a/arch/arm64/boot/dts/apple/s800x-ipad5.dtsi b/arch/arm64/boot/d= ts/apple/s800x-ipad5.dtsi index 32570ed3cdf0..c1701e81f0c1 100644 --- a/arch/arm64/boot/dts/apple/s800x-ipad5.dtsi +++ b/arch/arm64/boot/dts/apple/s800x-ipad5.dtsi @@ -41,3 +41,7 @@ button-volup { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_dp>; +}; diff --git a/arch/arm64/boot/dts/apple/s800x-se.dtsi b/arch/arm64/boot/dts/= apple/s800x-se.dtsi index a1a5690e8371..deb7c7cc90f6 100644 --- a/arch/arm64/boot/dts/apple/s800x-se.dtsi +++ b/arch/arm64/boot/dts/apple/s800x-se.dtsi @@ -47,3 +47,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0 &ps_mipi_dsi>; +}; --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-ot1-f42.google.com (mail-ot1-f42.google.com [209.85.210.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 54A881DED55; Fri, 22 Nov 2024 09:54:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269303; cv=none; b=OvHR982Ax48MYNR1Ld1RdhSZ3IMW5gtOsWNo8KZlDsAzo2I1G5eFOUObsrT7wuL7HMV53Uj4FlfXvBxgHrWEy1uomceXnJTr3X6x7gaCDg2/HjvYYPaQdXdGi6Q1vbQIemWFUniIPWW6XE2A0M9yAZDHVvQSY5wrjQL1d9jBU5c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269303; c=relaxed/simple; bh=I91VvFzPAQ/Zx1c1+di+QnLRSJTu6reh4cILL95Vhy4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=joSF+opapRFqDTetb4mo9qhKzePrSzjyPFe1+B0UGNl7XS8zntT7lLGhCtMGabv6Fi/m3XluccahWoTV5DaQfYhQbG6caqqUd9QHyacGVMK0VlbW6cCE45F9kp2MqAz/9h1l3GNSqUh84oV9L5aFChlRF1waqGB0fD3F2LvUWoM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PIal3RC1; arc=none smtp.client-ip=209.85.210.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PIal3RC1" Received: by mail-ot1-f42.google.com with SMTP id 46e09a7af769-7181885ac34so977574a34.3; Fri, 22 Nov 2024 01:54:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269298; x=1732874098; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rSuU39vOJYtf9VtmpOzMUCozYFfB9Bn62QzyUlAKjkI=; b=PIal3RC1VASa3+z4t4Z/tu070Q8zzwPex/XZmCwH3MX2GegAcdc6ZByXhZrrZ3JuaF xBhmKesVKQYjzWRYJkABRwUn5OaN3ax2wf6WN9Jrs5hFcZk25Mr26pr5XVpbqsapd8Gg N1lqLZTABkFOYiKhaaCTHBdE5ELLcG99IyBs7eqSlHRs9qpScnJ0TTT5yaWWErbVEKUq mM6jNIb3KO36DJmHWvkfIsocNoTmbr1JRLSTu4aWwiHxd+A6R0gISyTsQlv/nDRe75kQ PnDdh6z89Kj5LNGopT9PtLdKJDc1FR2/U7WfcOpgXbwycA827h9lS66e+wIYNF6A5vhf Wnog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269298; x=1732874098; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rSuU39vOJYtf9VtmpOzMUCozYFfB9Bn62QzyUlAKjkI=; b=l5A9sTuHff6PWpat6JdZ4AYlG50H5DUiWB5DtVxFC2DCYktlDgTNN7z5FBAVzb0sLr L553hPX2c7YvIfM/jrQnKRM+RyIi6qLvmXNa5yWasYeDn0ZQluCv0JA6LzdT8MRCgeA7 SRphng+ngolcN89uZ4BYcxmrQU0VAvMtOI2NHBTstkOmpLwoGrgwbaNRFddEMxz1KPq0 90P8DoA9w6lEDnxNmj7Y9XBsClSK00fF/mMtAWx8Z+ogW3W65YvWV35cBnHhip+zv4Oz GGnhvL/uj/zQXs+0H+O+umc9+PSM7GS+UtSWGCq9Sj7kIEGt/7RQYLCSSWyVAy+RHy9/ 7IJg== X-Forwarded-Encrypted: i=1; AJvYcCV7V1Bovjot3Z6UgoPE5zFFhu0b5jnMUTH9ZkJXVRcqZfKr12OLQ2Poa6QQb6fdQaNOnSGVwogq9iINBcxv@vger.kernel.org, AJvYcCXUkbbPZhIQ70nXdbxWVV9SNRh6vOtbh692sKf9pv9q868Ke/5pZjyQhxYF2DynRMHJGxXWSJ9wVT0b@vger.kernel.org X-Gm-Message-State: AOJu0YzNYVRSda075UZ6Nq/OZ271pCMwnhSPXzJDrhOEpkuixeCWSv4y r47I7fnQQ64TtVpuwPTewkebzxvPOzUfXIpre+OIIN8GSfIVBYhJ X-Gm-Gg: ASbGncvolFPoRYOtTLpm7aS+U1AgjIJOSWtCEjlN8GraauHQ5sZQpSX2xTvsqBRCNVV D1QrXcsdv4/TWlDgxq+8TUPHIerIES1aBzcAxwhg1UUVezeukI3jntQ25OhlrPSh+623s3Vw9va jFcEbbT1OGFN5vFtDquaSLFYNdNv59B5u4nP2/rxrd3bNkSDaAnPlm6ka5uaqljczngOImWy2Uh ys3eM8tp+4Uqd1k7kappD0xm6ClHvgulLS8oW9ebGWe+ckdtwP2HEzu7h77ZXSKtqw= X-Google-Smtp-Source: AGHT+IHccqTaAG3U7PYCfkpnzKnbR8d6PviFz9S02jnxY8944kPir2vMuf7ack4KAZlfN9/Tm8lbVA== X-Received: by 2002:a05:6830:6b0c:b0:718:9c03:d216 with SMTP id 46e09a7af769-71c04b9c922mr2524649a34.15.1732269298337; Fri, 22 Nov 2024 01:54:58 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:54:57 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 07/10] arm64: dts: apple: s8001: Add PMGR nodes Date: Fri, 22 Nov 2024 17:50:36 +0800 Message-ID: <20241122095136.35046-8-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the two PMGR nodes and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/s8001-common.dtsi | 1 + .../arm64/boot/dts/apple/s8001-j98a-j99a.dtsi | 26 + arch/arm64/boot/dts/apple/s8001-j98a.dts | 1 + arch/arm64/boot/dts/apple/s8001-j99a.dts | 1 + arch/arm64/boot/dts/apple/s8001-pmgr.dtsi | 822 ++++++++++++++++++ arch/arm64/boot/dts/apple/s8001.dtsi | 22 + 6 files changed, 873 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/s8001-j98a-j99a.dtsi create mode 100644 arch/arm64/boot/dts/apple/s8001-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/s8001-common.dtsi b/arch/arm64/boot/= dts/apple/s8001-common.dtsi index e94d0e77653a..91b06e113894 100644 --- a/arch/arm64/boot/dts/apple/s8001-common.dtsi +++ b/arch/arm64/boot/dts/apple/s8001-common.dtsi @@ -24,6 +24,7 @@ chosen { framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ + power-domains =3D <&ps_disp0 &ps_dp0>; /* Format properties will be added by loader */ status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/s8001-j98a-j99a.dtsi b/arch/arm64/bo= ot/dts/apple/s8001-j98a-j99a.dtsi new file mode 100644 index 000000000000..e66a4c1c138f --- /dev/null +++ b/arch/arm64/boot/dts/apple/s8001-j98a-j99a.dtsi @@ -0,0 +1,26 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple iPad Pro (12.9-inch) + * + * This file contains parts common to iPad Pro (12.9-inch). + * + * target-type: J98a, J99a + * + * Copyright (c) 2024, Nick Chan + */ + +&ps_dcs4 { + apple,always-on; /* LPDDR4 interface */ +}; + +&ps_dcs5 { + apple,always-on; /* LPDDR4 interface */ +}; + +&ps_dcs6 { + apple,always-on; /* LPDDR4 interface */ +}; + +&ps_dcs7 { + apple,always-on; /* LPDDR4 interface */ +}; diff --git a/arch/arm64/boot/dts/apple/s8001-j98a.dts b/arch/arm64/boot/dts= /apple/s8001-j98a.dts index 6d6b841e7ab0..162eca05c2d9 100644 --- a/arch/arm64/boot/dts/apple/s8001-j98a.dts +++ b/arch/arm64/boot/dts/apple/s8001-j98a.dts @@ -7,6 +7,7 @@ /dts-v1/; =20 #include "s8001-pro.dtsi" +#include "s8001-j98a-j99a.dtsi" =20 / { compatible =3D "apple,j98a", "apple,s8001", "apple,arm-platform"; diff --git a/arch/arm64/boot/dts/apple/s8001-j99a.dts b/arch/arm64/boot/dts= /apple/s8001-j99a.dts index d20194b1cae7..7b765820c69e 100644 --- a/arch/arm64/boot/dts/apple/s8001-j99a.dts +++ b/arch/arm64/boot/dts/apple/s8001-j99a.dts @@ -7,6 +7,7 @@ /dts-v1/; =20 #include "s8001-pro.dtsi" +#include "s8001-j98a-j99a.dtsi" =20 / { compatible =3D "apple,j99a", "apple,s8001", "apple,arm-platform"; diff --git a/arch/arm64/boot/dts/apple/s8001-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/s8001-pmgr.dtsi new file mode 100644 index 000000000000..859ab77ae92b --- /dev/null +++ b/arch/arm64/boot/dts/apple/s8001-pmgr.dtsi @@ -0,0 +1,822 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple S8001 "A9X" SoC + * + * Copyright (c) 2024 Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@80000 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@80008 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@80040 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_busif: power-controller@80148 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_busif"; + }; + + ps_sio_p: power-controller@80150 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + power-domains =3D <&ps_sio_busif>; + }; + + ps_sbr: power-controller@80100 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sbr"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_aic: power-controller@80108 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_dwi: power-controller@80110 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@80118 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_pcie_ref: power-controller@80140 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_mca0: power-controller@80160 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@80168 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@80170 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@80178 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@80180 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@80188 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@80190 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@80198 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@801a0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@801a8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@801b0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@801b8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@801c0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@801c8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@801d0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@801d8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@801e0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart3: power-controller@801e8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@801f0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@801f8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@80158 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_hsic0_phy: power-controller@80128 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_isp_sens0: power-controller@80130 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens0"; + }; + + ps_isp_sens1: power-controller@80138 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens1"; + }; + + ps_pms: power-controller@80120 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms"; + apple,always-on; /* Core device */ + }; + + ps_usb: power-controller@80278 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@80280 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@80288 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host1: power-controller@80298 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host2: power-controller@802a8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host2"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_rtmux: power-controller@802d0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "rtmux"; + apple,always-on; /* Core device */ + }; + + ps_disp1mux: power-controller@802e8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp1mux"; + }; + + ps_disp0: power-controller@802d8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0"; + power-domains =3D <&ps_rtmux>; + }; + + ps_disp1: power-controller@802f0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp1"; + power-domains =3D <&ps_disp1mux>; + }; + + ps_uart6: power-controller@80200 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@80208 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@80210 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_aes0: power-controller@80218 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aes0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mcc: power-controller@80230 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_dcs0: power-controller@80238 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs0"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs1: power-controller@80240 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs1"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs2: power-controller@80248 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs2"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs3: power-controller@80250 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs3"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs4: power-controller@80258 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs4"; + }; + + ps_dcs5: power-controller@80260 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs5"; + }; + + ps_dcs6: power-controller@80268 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs6"; + }; + + ps_dcs7: power-controller@80270 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs7"; + }; + + ps_usb2host0_ohci: power-controller@80290 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usbotg: power-controller@802b8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbotg"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_smx: power-controller@802c0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@802c8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_dp0: power-controller@802e0 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp0"; + power-domains =3D <&ps_disp0>; + }; + + ps_dp1: power-controller@802f8 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp1"; + power-domains =3D <&ps_disp1>; + }; + + ps_dpa0: power-controller@80220 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa0"; + }; + + ps_dpa1: power-controller@80228 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80228 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa1"; + }; + + ps_media: power-controller@80308 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp: power-controller@80300 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp"; + power-domains =3D <&ps_rtmux>; + }; + + ps_msr: power-controller@80318 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@80310 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_venc: power-controller@80340 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80340 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc"; + power-domains =3D <&ps_media>; + }; + + ps_pcie: power-controller@80348 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80348 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_srs: power-controller@80390 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80390 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "srs"; + power-domains =3D <&ps_media>; + }; + + ps_pcie_aux: power-controller@80350 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80350 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_pcie_link0: power-controller@80358 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80358 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link0"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link1: power-controller@80360 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80360 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link1"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link2: power-controller@80368 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80368 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link2"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link3: power-controller@80370 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80370 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link3"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link4: power-controller@80378 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80378 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link4"; + power-domains =3D <&ps_pcie>; + }; + + ps_pcie_link5: power-controller@80380 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80380 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_link5"; + power-domains =3D <&ps_pcie>; + }; + + ps_vdec: power-controller@80330 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec"; + power-domains =3D <&ps_media>; + }; + + ps_gfx: power-controller@80388 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80388 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_pmp: power-controller@80320 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmp"; + }; + + ps_pms_sram: power-controller@80328 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_sram"; + }; + + ps_sep: power-controller@80400 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on*/ + }; + + ps_venc_pipe: power-controller@88000 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe"; + power-domains =3D <&ps_venc>; + }; + + ps_venc_me0: power-controller@88008 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + }; + + ps_venc_me1: power-controller@88010 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + }; +}; + +&pmgr_mini { + ps_aop: power-controller@80000 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop"; + power-domains =3D <&ps_aop_cpu &ps_aop_filter &ps_aop_busif>; + apple,always-on; /* Always on processor */ + }; + + ps_debug: power-controller@80008 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_aop_gpio: power-controller@80010 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_gpio"; + }; + + ps_aop_cpu: power-controller@80040 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_cpu"; + }; + + ps_aop_filter: power-controller@80048 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_filter"; + }; + + ps_aop_busif: power-controller@80050 { + compatible =3D "apple,s8000-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_busif"; + }; +}; diff --git a/arch/arm64/boot/dts/apple/s8001.dtsi b/arch/arm64/boot/dts/app= le/s8001.dtsi index 23ee3238844d..3963c6d8ca5e 100644 --- a/arch/arm64/boot/dts/apple/s8001.dtsi +++ b/arch/arm64/boot/dts/apple/s8001.dtsi @@ -61,19 +61,30 @@ serial0: serial@20a0c0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,s8000-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x8c000>; + }; + aic: interrupt-controller@20e100000 { compatible =3D "apple,s8000-aic", "apple,aic"; reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl_ap: pinctrl@20f100000 { compatible =3D "apple,s8000-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0f100000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -95,6 +106,7 @@ pinctrl_ap: pinctrl@20f100000 { pinctrl_aop: pinctrl@2100f0000 { compatible =3D "apple,s8000-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x100f0000 0x0 0x100000>; + power-domains =3D <&ps_aop_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -113,6 +125,14 @@ pinctrl_aop: pinctrl@2100f0000 { ; }; =20 + pmgr_mini: power-management@210200000 { + compatible =3D "apple,s8000-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x10200000 0 0x84000>; + }; + wdt: watchdog@2102b0000 { compatible =3D "apple,s8000-wdt", "apple,wdt"; reg =3D <0x2 0x102b0000 0x0 0x4000>; @@ -131,3 +151,5 @@ timer { ; }; }; + +#include "s8001-pmgr.dtsi" --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-ot1-f53.google.com (mail-ot1-f53.google.com [209.85.210.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A19001DEFC0; Fri, 22 Nov 2024 09:55:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269305; cv=none; b=fatvVF3SoEFwbk8TT7QbOMEr9yYmwmkMO0MYDxYTceqWrMA23Qwex8TbOKHU//i+yP/ECBvv0jB3pc4SnIkRRWhg+wSe00EKqiTi4JvJJoUY6iZ0uG2b7NxSwvhi5IGQifrcQXEaMoaEHC4KKA5qxTB+eKnZD19sq+RLJdXSjbg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269305; c=relaxed/simple; bh=dQZcwNNpVN9xDm5vv9u8l005DSc81tCfecddx48DJwQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JWSVD4UtcyRug7T8clCsSfuD4TnASS6vYwCRFRMIyBXCnh4LheE2sYY/cZwsilLxIwIjJvMIswrL603dHTQmEDBbV4iDyskzSXpS0A8WUwpcGHFu0oyZ3H9rExlr81O8OvaTZNdewbY59xFKGfRqkYdFxHrC1kqG54+AdCjpZLc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=EY1z39HQ; arc=none smtp.client-ip=209.85.210.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="EY1z39HQ" Received: by mail-ot1-f53.google.com with SMTP id 46e09a7af769-71822fabf4fso974584a34.2; Fri, 22 Nov 2024 01:55:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269302; x=1732874102; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ezuluBHLPs0u21nHMVGvDKG6r1sdhKZhCLc789Hgb2I=; b=EY1z39HQsqCJIWU1F0gniGCH6//DZsWzK949IE+wLUzxsdgyeMZdIlomtZ2mKJw3nP IDmimHouexgj+8IPxMVvyi2AgDq7Dh4ge90vcPGtINMAqtuiYZl5GxEcEzNMxiHb44eT Vl6b14+jcPXnJzvkQiCSNSDP61UALF2TtUCZpaLV9uvXPruuJTSgDrhMU12irmmqP8HQ whH/uCyuGAO8rXqYi1Fi4b8oWcPXUz9mcy1X/8jeVq6ALkBkx0TzRBC+y3Tm2RA/SNbm 3Q3a6IWWVcL+XUkXMtzqQ4tU0AXP5gj0tEP1knYRcP4phJAdM8+tpZOHQy9x6B+QYDSR NgTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269302; x=1732874102; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ezuluBHLPs0u21nHMVGvDKG6r1sdhKZhCLc789Hgb2I=; b=kGA8LIV4ISpO7X+IuUbeNeWxhR0brZ0CETHRtETous6HEw3F4X6zqKmHOgHY10XCM4 yaSsAM1mqqT1ibm0VzBTUdUhvOM0eWW3HEAqANKPD2Sh9qHPwwyqBFv5J7fAGTDFmpe3 i8+XAl/ZEgHS37Dh5vKAeA7gDGtwMTXR+Zu5yv5AaLY5o9j2qdiCBpv4WfkdugC5xh5b hY04nxFxhHqNImowwhIFgAL1EJ1FFc4axdT8WrwgtJ2bQOIDV9xwPjOuUT6EjN9jYlaj YzK8VS2rJs9L4/CcQ+/7EVXlyl4I1OUdPYc3PmeWzrhF2q5wSD7AmovHR/EWCp3OPDuB 2+Wg== X-Forwarded-Encrypted: i=1; AJvYcCUr9UOR5ALelq0SYG6iX8iw35WNLnCxsPPUocJDSkUV906kTfaFm41mcXz3FKBG8/Kixg0jeJj7HPj49+Cc@vger.kernel.org, AJvYcCWtJXN15Ba2x/k6MRTjtwkuocS+DBGNF4VLXxxLhl65Ox9XZbChck+7AUwJjEnoaKlVrYS9dsIa1RNg@vger.kernel.org X-Gm-Message-State: AOJu0YzCk3366tYkHuQVb85bIXzWMMd/hqOPFLJwpW4yxwnMACXe1yaM WmGKAihNBp4WOBlvnhgTyfy7LU33plaLKaBNvz3VEXxiCcfXG1ng X-Gm-Gg: ASbGnct7Yrq+7SqDWyWKqzpFibjJKsBVCALqY8nCk252a/L5DCtJHjxorq/GxWVlGrn jxO4c6ot4lw1zOC/48qDm2mVgx1b5jAfT4lhuFNG3Lj+3nu3ZD3aye5c2nxNq3SRxCufksR+K3Z xJAHjbfDL5/0Lu5bGn1LNr9gQ/5Zh5tjr9q2FBV5BTgc8lTWHMf6L+7xFDGQ2R0jFS8NRGX8wnq PEj0KcOacK/u7TgV3qCncuoNvkoVg1nvigwz460ZshRu0EFJQjE89MIuozC3/YyZhY= X-Google-Smtp-Source: AGHT+IFuX8j/QiWVP/iO2IZPZcQoxZTxsVj5B+bpN5M43h4JL9tuo6qaD9nNa9UfzCb2xxwhjw2G/Q== X-Received: by 2002:a05:6830:3784:b0:71a:20da:f883 with SMTP id 46e09a7af769-71c04b89f45mr2525128a34.9.1732269301629; Fri, 22 Nov 2024 01:55:01 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.54.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:55:01 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 08/10] arm64: dts: apple: t8010: Add PMGR nodes Date: Fri, 22 Nov 2024 17:50:37 +0800 Message-ID: <20241122095136.35046-9-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the two PMGR nodes and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8010-7.dtsi | 4 + arch/arm64/boot/dts/apple/t8010-ipad6.dtsi | 4 + arch/arm64/boot/dts/apple/t8010-n112.dts | 4 + arch/arm64/boot/dts/apple/t8010-pmgr.dtsi | 772 +++++++++++++++++++++ arch/arm64/boot/dts/apple/t8010.dtsi | 22 + 5 files changed, 806 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/t8010-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/t8010-7.dtsi b/arch/arm64/boot/dts/a= pple/t8010-7.dtsi index 1332fd73f50f..91fae47d25d0 100644 --- a/arch/arm64/boot/dts/apple/t8010-7.dtsi +++ b/arch/arm64/boot/dts/apple/t8010-7.dtsi @@ -41,3 +41,7 @@ switch-mute { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0_fe &ps_disp0_be &ps_mipi_dsi>; +}; diff --git a/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi b/arch/arm64/boot/d= ts/apple/t8010-ipad6.dtsi index 81696c6e302c..b83fe153763e 100644 --- a/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi +++ b/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi @@ -42,3 +42,7 @@ button-volup { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0_fe &ps_disp0_be &ps_dp>; +}; diff --git a/arch/arm64/boot/dts/apple/t8010-n112.dts b/arch/arm64/boot/dts= /apple/t8010-n112.dts index 6e71c3cb5d92..48fdbedf74da 100644 --- a/arch/arm64/boot/dts/apple/t8010-n112.dts +++ b/arch/arm64/boot/dts/apple/t8010-n112.dts @@ -45,3 +45,7 @@ button-volup { }; }; }; + +&framebuffer0 { + power-domains =3D <&ps_disp0_fe &ps_disp0_be &ps_mipi_dsi>; +}; diff --git a/arch/arm64/boot/dts/apple/t8010-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t8010-pmgr.dtsi new file mode 100644 index 000000000000..6d451088616a --- /dev/null +++ b/arch/arm64/boot/dts/apple/t8010-pmgr.dtsi @@ -0,0 +1,772 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple T8010 "A10" SoC + * + * Copyright (c) 2024 Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@80000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@80008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@80040 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_busif: power-controller@80160 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_busif"; + }; + + ps_sio_p: power-controller@80168 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + power-domains =3D <&ps_sio_busif>; + }; + + ps_sbr: power-controller@80100 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sbr"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_aic: power-controller@80108 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_dwi: power-controller@80110 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@80118 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_pms: power-controller@80120 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms"; + apple,always-on; /* Core device */ + }; + + ps_pcie_ref: power-controller@80148 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_socuvd: power-controller@80150 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "socuvd"; + }; + + ps_mca0: power-controller@80178 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@80180 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@80188 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@80190 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@80198 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@801a0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@801a8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@801b0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@801b8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@801c0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@801c8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@801d0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@801d8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@801e0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@801e8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@801f0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@801f8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@80170 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_hsic0_phy: power-controller@80128 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_isp_sens0: power-controller@80130 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens0"; + }; + + ps_isp_sens1: power-controller@80138 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens1"; + }; + + ps_isp_sens2: power-controller@80140 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens2"; + }; + + ps_usb: power-controller@80268 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@80270 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@80278 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2host1: power-controller@80288 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_rtmux: power-controller@802a8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "rtmux"; + }; + + ps_media: power-controller@802d8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp_sys: power-controller@802d0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sys"; + power-domains =3D <&ps_rtmux>; + }; + + ps_msr: power-controller@802e8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@802e0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0_fe: power-controller@802b0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_fe"; + power-domains =3D <&ps_rtmux>; + }; + + ps_disp0_be: power-controller@802b8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_be"; + power-domains =3D <&ps_disp0_fe>; + }; + + ps_pmp: power-controller@802f0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmp"; + }; + + ps_pms_sram: power-controller@802f8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_sram"; + }; + + ps_uart3: power-controller@80200 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@80208 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@80210 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@80218 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@80220 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@80228 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80228 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_hfd0: power-controller@80238 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hfd0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mcc: power-controller@80240 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_dcs0: power-controller@80248 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs0"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs1: power-controller@80250 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs1"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs2: power-controller@80258 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs2"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs3: power-controller@80260 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs3"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_usb2host0_ohci: power-controller@80280 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usbotg: power-controller@80290 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbotg"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_smx: power-controller@80298 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@802a0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_mipi_dsi: power-controller@802c0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mipi_dsi"; + power-domains =3D <&ps_disp0_be>; + }; + + ps_dp: power-controller@802c8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0_be>; + }; + + ps_venc_sys: power-controller@80310 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_sys"; + power-domains =3D <&ps_media>; + }; + + ps_pcie: power-controller@80318 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_pcie_aux: power-controller@80320 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_vdec0: power-controller@80300 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec0"; + power-domains =3D <&ps_media>; + }; + + ps_gfx: power-controller@80328 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_sep: power-controller@80400 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on */ + }; + + ps_isp_rsts0: power-controller@84000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_rsts0"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_rsts1: power-controller@84008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_rsts1"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_vis: power-controller@84010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_vis"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_be: power-controller@84018 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_be"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_pearl: power-controller@84020 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_pearl"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_dprx: power-controller@84028 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dprx"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_venc_pipe4: power-controller@88000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe4"; + power-domains =3D <&ps_venc_sys>; + }; + + ps_venc_pipe5: power-controller@88008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe5"; + power-domains =3D <&ps_venc_sys>; + }; + + ps_venc_me0: power-controller@88010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + }; + + ps_venc_me1: power-controller@88018 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + }; +}; + +&pmgr_mini { + ps_aop: power-controller@80000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop"; + power-domains =3D <&ps_aop_cpu &ps_aop_busif &ps_aop_filter>; + apple,always-on; /* Always on processor */ + }; + + ps_debug: power-controller@80008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_aop_gpio: power-controller@80010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_gpio"; + }; + + ps_aop_cpu: power-controller@80048 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_cpu"; + }; + + ps_aop_filter: power-controller@80050 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_filter"; + }; + + ps_aop_busif: power-controller@80058 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80058 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_busif"; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t8010.dtsi b/arch/arm64/boot/dts/app= le/t8010.dtsi index e3d6a8354103..ac1dda92f890 100644 --- a/arch/arm64/boot/dts/apple/t8010.dtsi +++ b/arch/arm64/boot/dts/apple/t8010.dtsi @@ -61,19 +61,30 @@ serial0: serial@20a0c0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,t8010-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x8c000>; + }; + aic: interrupt-controller@20e100000 { compatible =3D "apple,t8010-aic", "apple,aic"; reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl_ap: pinctrl@20f100000 { compatible =3D "apple,t8010-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0f100000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -95,6 +106,7 @@ pinctrl_ap: pinctrl@20f100000 { pinctrl_aop: pinctrl@2100f0000 { compatible =3D "apple,t8010-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x100f0000 0x0 0x100000>; + power-domains =3D <&ps_aop_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -113,6 +125,14 @@ pinctrl_aop: pinctrl@2100f0000 { ; }; =20 + pmgr_mini: power-management@210200000 { + compatible =3D "apple,t8010-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x10200000 0 0x84000>; + }; + wdt: watchdog@2102b0000 { compatible =3D "apple,t8010-wdt", "apple,wdt"; reg =3D <0x2 0x102b0000 0x0 0x4000>; @@ -131,3 +151,5 @@ timer { ; }; }; + +#include "t8010-pmgr.dtsi" --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-oa1-f48.google.com (mail-oa1-f48.google.com [209.85.160.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B64061DF24D; Fri, 22 Nov 2024 09:55:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269309; cv=none; b=AYQMaH7f40GxDYRpSQ32DfYwVbvvB7OgdnYzjUwP2O56A+0frFKs8T3A4OvwfDkfgPYmCM7XVt1kGOi0Rgnuz1J6uDXNIaZv3te5F0ra2S8YTjh4+RgVL+a6pVGcWQS8ZFQ3H4UIg0OeLtCV2lVJvLFG+6x6Vdtz4HSdjrtRCBw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269309; c=relaxed/simple; bh=GgZaBlxEMl3rlCm+fj6dftUD1gCQg4eBNrF1dG3t82s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PkQdrRibs4V4mSzO9zwaysAQS8XznKRBeGx+4DVnuLvUKoSCVx2EELCpf8dmq8Hgbdl0KGlefxWo70qpzOIrx3+hee2cAYesAWUEFOvj6ePqrOubsPFDQ2Di38UqpvV4rY8Q/Izm1NCi9HRVNqQtHWQUrK5ELA+tS63BhsklP+Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=LdpLEwVE; arc=none smtp.client-ip=209.85.160.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="LdpLEwVE" Received: by mail-oa1-f48.google.com with SMTP id 586e51a60fabf-296b0d2271aso1281090fac.0; Fri, 22 Nov 2024 01:55:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269305; x=1732874105; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4CJzztxfdkkIZuRwygV7t/6ife5xKV01tz5d3mSTVk0=; b=LdpLEwVEwoGRxUORD8lz0KMe7wyJxu+yQwbQlt3I+KB3y3T+yj0q61kpBLq/ac05zp YUG9t2uBNd5OtP8tjLVWXkQ59ecistK+HosvKouxFF6LVaqAdyKp8pD5dum9f5l85Gqv mpG5JfFvgWzWoQXrz1J32HrDXf9NBImL2JY9u0FSMaQ6EyMEfvTqPdTreooM0uargVMF yoD3Uay6mScH28fm/4+UnlmiikrpIj9uVPllWVuVBIlVcScKC8iFmFjjmxbOjTfGLOdZ aPMWz/c1d4xhf7cyEzuXGME9Ag6H1UtxyNt3l8ZlCArpMH9rPwPOnrgitjS9pVKckS6T eZnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269305; x=1732874105; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4CJzztxfdkkIZuRwygV7t/6ife5xKV01tz5d3mSTVk0=; b=NBQOjoOgaOLzyDVkfikCAPRr6wMpSuwOfrQJBkXKJDCsQcjrU6CCHvWgjFh6YQfzla b4iV0jMNvCVtNlRElwT4ZKCjhoIIyiNgkIc97nDiCwr8n/YSSa7SMh5eFJ4BPwInQGMH 1qp7ph9KBBB2GDG0FlbBd/iTR5c7PoObTFzxY1NTs/vis7dxw1od7ZTgi9vnk7DWexCk tu55LvHzm4n6t7quH7IuyNrM48MSgqURDHMlOI3wDhThdWLdAZ0AT96/eAmk39DqjBRG 3TnLijyPOYeP70TOqLIfVaY5WE5O49oJqX4kAAgiLhbkmrNUrcKoascFuMasQzTSwTj7 yNQA== X-Forwarded-Encrypted: i=1; AJvYcCUKaBVjPxwNHaNtOnEq2TkwfHNKBSm32XySO5Zav65hRlt5ryfR46rQNfXEvAeyQVRywmPT2hbY3rS/@vger.kernel.org, AJvYcCUz+TLwCi/tIAHYNeWZ/N6IhEuO7iKmSrTbCl9FVN7NTa50zkk47+0Q3jldCTEHTBsbwNoIW1nnQAbMmpyJ@vger.kernel.org X-Gm-Message-State: AOJu0YxQewIVnjZ5NdJ9LvYfo8njwwyjI+3IypZ7z9XTaGEhE00eEwaH CVMbElhXxZ1mXL+PQiQkwcKaLJDqvzTwbxfionJZnh4fONYAMJBS X-Gm-Gg: ASbGnct/fVnuaYfobDHFvnC5RIpoEh6lP5wmoKgrDurHH3qEzkqvThbfLcEj1vyE/61 Xg7TGa2n9ugtpHjHtBrGTFjcyswAha2lJUh9ZmxcrdGRnaeQrMWRvDxyZKvK7l1ugKiNrszencM FLb4HOlP5DsKuFgRdSlo3XFPrB7vbqSpPwehTpXi6xY/xiEjndZnKypxo+rZ6n9KN4jp5sY/TV5 7NF1pqS/4IOzaFWa4kdRtQ0JcpxREnI487qh6ZdqMUidSJRAFYaIaWXKrTbw9V9rz4= X-Google-Smtp-Source: AGHT+IHf3wC/oXKnHVjdG9fZAIZmJS80FLSBl599JNmvXjC/tnUZQY6WIDzQsyhZ6sJpC6wZ5zFjtA== X-Received: by 2002:a05:6871:6a6:b0:277:f301:40d5 with SMTP id 586e51a60fabf-29720dfb7f5mr1973286fac.31.1732269304738; Fri, 22 Nov 2024 01:55:04 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.55.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:55:04 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 09/10] arm64: dts: apple: t8011: Add PMGR nodes Date: Fri, 22 Nov 2024 17:50:38 +0800 Message-ID: <20241122095136.35046-10-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the two PMGR nodes and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8011-common.dtsi | 1 + arch/arm64/boot/dts/apple/t8011-pmgr.dtsi | 806 ++++++++++++++++++++ arch/arm64/boot/dts/apple/t8011-pro2.dtsi | 8 + arch/arm64/boot/dts/apple/t8011.dtsi | 22 + 4 files changed, 837 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/t8011-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/t8011-common.dtsi b/arch/arm64/boot/= dts/apple/t8011-common.dtsi index 44a0d0ea2ee3..2010b56246f1 100644 --- a/arch/arm64/boot/dts/apple/t8011-common.dtsi +++ b/arch/arm64/boot/dts/apple/t8011-common.dtsi @@ -22,6 +22,7 @@ chosen { framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ + power-domains =3D <&ps_disp0_fe &ps_disp0_be &ps_dp>; /* Format properties will be added by loader */ status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/t8011-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t8011-pmgr.dtsi new file mode 100644 index 000000000000..c44e3f9d7087 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t8011-pmgr.dtsi @@ -0,0 +1,806 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple T8011 "A10X" SoC + * + * Copyright (c) 2024 Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@80000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@80008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpu2: power-controller@80010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu2"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@80040 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_busif: power-controller@80158 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_busif"; + }; + + ps_sio_p: power-controller@80160 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + power-domains =3D <&ps_sio_busif>; + }; + + ps_sbr: power-controller@80100 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sbr"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_aic: power-controller@80108 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_dwi: power-controller@80110 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@80118 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_pms: power-controller@80120 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms"; + apple,always-on; /* Core device */ + }; + + ps_pcie_ref: power-controller@80148 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_mca0: power-controller@80170 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@80178 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@80180 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@80188 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@80190 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@80198 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@801a0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@801a8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@801b0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@801b8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@801c0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@801c8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@801d0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@801d8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@801e0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@801e8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@801f0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart3: power-controller@801f8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@80168 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_hsic0_phy: power-controller@80128 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsic0_phy"; + power-domains =3D <&ps_usb3host>; + }; + + ps_isp_sens0: power-controller@80130 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens0"; + }; + + ps_isp_sens1: power-controller@80138 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens1"; + }; + + ps_isp_sens2: power-controller@80140 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sens2"; + }; + + ps_usb: power-controller@80288 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctrl: power-controller@80290 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctrl"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host: power-controller@80298 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb2dev: power-controller@802a0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2dev"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb3host: power-controller@802a8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb3host"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_usb3dev: power-controller@802b0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb3dev"; + power-domains =3D <&ps_usbctrl>; + }; + + ps_media: power-controller@802e8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_isp_sys: power-controller@802e0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sys"; + }; + + ps_msr: power-controller@802f8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_jpg: power-controller@802f0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0_fe: power-controller@802c8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_fe"; + }; + + ps_disp0_be: power-controller@802d0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_be"; + power-domains =3D <&ps_disp0_fe>; + }; + + ps_dpa: power-controller@80230 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@80200 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@80208 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@80210 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@80218 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@80220 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_hfd0: power-controller@80238 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hfd0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mcc: power-controller@80240 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_dcs0: power-controller@80248 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs0"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs1: power-controller@80250 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs1"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs2: power-controller@80258 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs2"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs3: power-controller@80260 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs3"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs4: power-controller@80268 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs4"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs5: power-controller@80270 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs5"; + apple,always-on; /* LPDDR4 interface */ + }; + + ps_dcs6: power-controller@80278 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs6"; + }; + + ps_dcs7: power-controller@80280 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs7"; + }; + + ps_smx: power-controller@802b8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@802c0 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_dp: power-controller@802d8 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0_be>; + }; + + ps_venc_sys: power-controller@80320 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_sys"; + power-domains =3D <&ps_media>; + }; + + ps_srs: power-controller@80390 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80390 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "srs"; + power-domains =3D <&ps_media>; + }; + + ps_pms_sram: power-controller@80308 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_sram"; + }; + + ps_pmp: power-controller@80300 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmp"; + }; + + ps_pcie: power-controller@80328 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_pcie_aux: power-controller@80330 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_vdec0: power-controller@80310 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec0"; + power-domains =3D <&ps_media>; + }; + + ps_gfx: power-controller@80338 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80338 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_sep: power-controller@80400 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on */ + }; + + ps_isp_rsts0: power-controller@84000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_rsts0"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_rsts1: power-controller@84008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_rsts1"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_vis: power-controller@84010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_vis"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_be: power-controller@84018 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_be"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_pearl: power-controller@84020 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_pearl"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_dprx: power-controller@84028 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dprx"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_venc_pipe4: power-controller@88000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe4"; + power-domains =3D <&ps_venc_sys>; + }; + + ps_venc_pipe5: power-controller@88008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe5"; + power-domains =3D <&ps_venc_sys>; + }; + + ps_venc_me0: power-controller@88010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + }; + + ps_venc_me1: power-controller@88018 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + }; +}; + +&pmgr_mini { + ps_aop: power-controller@80000 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop"; + power-domains =3D <&ps_aop_cpu &ps_aop_filter &ps_aop_busif>; + apple,always-on; /* Always on processor */ + }; + + ps_debug: power-controller@80008 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_aop_gpio: power-controller@80010 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_gpio"; + }; + + ps_aop_cpu: power-controller@80048 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_cpu"; + }; + + ps_aop_filter: power-controller@80050 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_filter"; + }; + + ps_aop_busif: power-controller@80058 { + compatible =3D "apple,t8010-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80058 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_busif"; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t8011-pro2.dtsi b/arch/arm64/boot/dt= s/apple/t8011-pro2.dtsi index f4e707415003..5eaa0a73350f 100644 --- a/arch/arm64/boot/dts/apple/t8011-pro2.dtsi +++ b/arch/arm64/boot/dts/apple/t8011-pro2.dtsi @@ -40,3 +40,11 @@ button-volup { }; }; }; + +&ps_dcs6 { + apple,always-on; /* LPDDR4 interface */ +}; + +&ps_dcs7 { + apple,always-on; /* LPDDR4 interface */ +}; diff --git a/arch/arm64/boot/dts/apple/t8011.dtsi b/arch/arm64/boot/dts/app= le/t8011.dtsi index 6c4ed9dc4a50..b845fa6f6d64 100644 --- a/arch/arm64/boot/dts/apple/t8011.dtsi +++ b/arch/arm64/boot/dts/apple/t8011.dtsi @@ -69,19 +69,30 @@ serial0: serial@20a0c0000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 + pmgr: power-management@20e000000 { + compatible =3D "apple,t8010-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xe000000 0 0x8c000>; + }; + aic: interrupt-controller@20e100000 { compatible =3D "apple,t8010-aic", "apple,aic"; reg =3D <0x2 0x0e100000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; }; =20 pinctrl_ap: pinctrl@20f100000 { compatible =3D "apple,t8010-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x0f100000 0x0 0x100000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -103,6 +114,7 @@ pinctrl_ap: pinctrl@20f100000 { pinctrl_aop: pinctrl@2100f0000 { compatible =3D "apple,t8010-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x100f0000 0x0 0x100000>; + power-domains =3D <&ps_aop_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -121,6 +133,14 @@ pinctrl_aop: pinctrl@2100f0000 { ; }; =20 + pmgr_mini: power-management@210200000 { + compatible =3D "apple,t8010-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x10200000 0 0x84000>; + }; + wdt: watchdog@2102b0000 { compatible =3D "apple,t8010-wdt", "apple,wdt"; reg =3D <0x2 0x102b0000 0x0 0x4000>; @@ -139,3 +159,5 @@ timer { ; }; }; + +#include "t8011-pmgr.dtsi" --=20 2.47.0 From nobody Sun Nov 24 19:42:07 2024 Received: from mail-oo1-f47.google.com (mail-oo1-f47.google.com [209.85.161.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 478C21DF27D; Fri, 22 Nov 2024 09:55:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269313; cv=none; b=K0D2S5NahTgYw7eQwziKXistrVJgyYufkpAv3HPKxQ+vrFWP6v5a43abT07NAsXM5sfEgudUi9/mqeC0rzrwvn2BiHQPUyg7lE3nRuBS64XOySp1/zyvkCiAJVrckSXf6RtIuT6CWNVaLnbkgBwO0lS6qeoLrjMvq00ywOZ0B7E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732269313; c=relaxed/simple; bh=kfC+rAqsGktPACbXytMLhCUSZXMCiqR/0H6ghGoSg5E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MSIyTihx3/XQefmS0ldhiGCF+/cWS54y+HKuYs/53dP+s4mPbiZ/52/Ls38t5zx4ACuIfHZXMs9mKT78Ol4YVVt59iTnp7wnZ77F+oszGgY90+jJzLCP4ydPtggxjaOq4fJ/UbDoCXed1nT8k5ShIEWX7ljMagAAQya4tILVZUs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=KB+1gYEN; arc=none smtp.client-ip=209.85.161.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="KB+1gYEN" Received: by mail-oo1-f47.google.com with SMTP id 006d021491bc7-5ebc1af8f10so955632eaf.2; Fri, 22 Nov 2024 01:55:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732269308; x=1732874108; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A56WsYs01hqdcQSCrVx/ahcVsKZ4TBpKPu+mrLKsL4w=; b=KB+1gYENttAuxZ7cb3sAQWCkWr05ckMPbuyanS6HZzOOeSDKbZrQqnWzgC5jm8y/t6 gRvwdWbXyXZt4ev2NzSXJn1q0e0Ujq+MNnP5wcEq3f2aSBCkPJYaENGbEFC7MHXBeVyz dmjeuBa+/sJSTXDcBfkftyqe5g5zxSlS1COW6HjNzISNrxUvYu0yzhSD+szNdHBaibVr d7AWcLny4z3yKY9a1q2CSHYdUbcLXT6I+dRFwo6B7dORjQTG3rMh1RrqdN5CgmQkSsbo 4AZ9GJSa5uZslM8cNMxPzLWZNB6IJewCoKxVgkZp/WMTxc1An4kfL1OblcjnCPu8QVAg uS0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732269308; x=1732874108; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=A56WsYs01hqdcQSCrVx/ahcVsKZ4TBpKPu+mrLKsL4w=; b=mIFUWlmxEm/hlzY2s5X+9pbcnS2B7+Y6Fw8KAv2N8XwdYSH6atn3/aXkQbumt5PP4N WcVwbGTsq32Yhn4KFIn88ODEwSmUsIAQpRKBqfriaMAvX27Q5bKgN9Y6HjG97EIXQJvn jj/ZOu0SKdGWrl15Ohs1pGBIrji2ddSMCvSmExaGxht5NH391wVoSrOj+UVkStp2itoS Ej1F9XLzuObvBTEScBkL+Z2wUkEaLHyT7WM5yS/F7JX9EXklbOh8Z1tYoNv+7ArxIilI FnW+P0Im3me/uZFkl6Cyszz0cEC1OuT7XdHsgUt11aviVnFim/ctXZNcUYqBEIoGlYdv 6lKA== X-Forwarded-Encrypted: i=1; AJvYcCVaofubtTE9q/pdkHhq8ba02hvmwOhl0FHc2qFOmhasnJhUo1wDdYwKnBout7bB+S0sSYt102RqF08c3fum@vger.kernel.org, AJvYcCWWvGpxY6fejVvV94g6na8Eottvu3eJa6rm/eKrzM/7pKjBBUDi+vyHD9+FB+ZrzW2uls7BWZUuixw5@vger.kernel.org X-Gm-Message-State: AOJu0YyMS+k0cZws9bS8qXBSU967As0uO3WgdpONck+mHEzWjKC2GUhz hJPpSoRIb5gAMYIPgK0yxxFZpmpKsncmiojyhNw/V8//BpvSV8Ha X-Gm-Gg: ASbGncu1OHjWArv6ZFECxrc1k9OiuhxzAPIUg7HTVcuEqIqDZ6/xzrBRIliJwywQ5aJ qbESsv+N+nhShlYkf/9MKyNru2X4Nc5xfC9PeSisASNENI936dqSnt1HlqMNljyMoBPEQdReoTa N7d3wI09t+xGrJdxS6v1ERZB1nF982JDdO+W1M2p76fgEzmP+xcc8oqAqmyELSA8iV9V7X+MGus myyussbDaT/EHEJrPxo0X0rj0gHfi5ZmgYThbRTK0n7pVhAT7TL6DX7gfJHbVWY39I= X-Google-Smtp-Source: AGHT+IF9mm0FwIrPVvGBWPNJeD1kQQvDo4zaCxqD4PnM4Js9oHT+XUsYFWzkFbu3zEp2HMEsHma8ZQ== X-Received: by 2002:a05:6358:9104:b0:1c6:8c0a:fb88 with SMTP id e5c5f4694b2df-1ca797a08c0mr214313355d.17.1732269308042; Fri, 22 Nov 2024 01:55:08 -0800 (PST) Received: from localhost.localdomain ([182.152.110.125]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-7fbcc218a87sm1236332a12.39.2024.11.22.01.55.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Nov 2024 01:55:07 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH v3 RESEND 10/10] arm64: dts: apple: t8015: Add PMGR nodes Date: Fri, 22 Nov 2024 17:50:39 +0800 Message-ID: <20241122095136.35046-11-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241122095136.35046-1-towinchenmi@gmail.com> References: <20241122095136.35046-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This adds the two PMGR nodes and all known power state subnodes. Since there are a large number of them, let's put them in a separate file to include. Acked-by: Hector Martin Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8015-common.dtsi | 1 + arch/arm64/boot/dts/apple/t8015-pmgr.dtsi | 930 ++++++++++++++++++++ arch/arm64/boot/dts/apple/t8015.dtsi | 21 + 3 files changed, 952 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/t8015-pmgr.dtsi diff --git a/arch/arm64/boot/dts/apple/t8015-common.dtsi b/arch/arm64/boot/= dts/apple/t8015-common.dtsi index 69258a33ea50..498f58fb9715 100644 --- a/arch/arm64/boot/dts/apple/t8015-common.dtsi +++ b/arch/arm64/boot/dts/apple/t8015-common.dtsi @@ -24,6 +24,7 @@ chosen { framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ + power-domains =3D <&ps_disp0_be &ps_mipi_dsi &ps_disp0_hilo &ps_disp0_p= pp>; /* Format properties will be added by loader */ status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/t8015-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t8015-pmgr.dtsi new file mode 100644 index 000000000000..e9966608d470 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t8015-pmgr.dtsi @@ -0,0 +1,930 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for the Apple T8015 "A11" SoC + * + * Copyright (c) 2024, Nick Chan + */ + +&pmgr { + ps_cpu0: power-controller@80000 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu0"; + apple,always-on; /* Core device */ + }; + + ps_cpu1: power-controller@80008 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu1"; + apple,always-on; /* Core device */ + }; + + ps_cpu2: power-controller@80010 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu2"; + apple,always-on; /* Core device */ + }; + + ps_cpu3: power-controller@80018 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu3"; + apple,always-on; /* Core device */ + }; + + ps_cpu4: power-controller@80020 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu4"; + apple,always-on; /* Core device */ + }; + + ps_cpu5: power-controller@80028 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpu5"; + apple,always-on; /* Core device */ + }; + + ps_cpm: power-controller@80040 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "cpm"; + apple,always-on; /* Core device */ + }; + + ps_sio_busif: power-controller@80158 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_busif"; + }; + + ps_sio_p: power-controller@80160 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_p"; + power-domains =3D <&ps_sio_busif>; + }; + + ps_sbr: power-controller@80100 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sbr"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_aic: power-controller@80108 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + apple,always-on; /* Core device */ + }; + + ps_dwi: power-controller@80110 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@80118 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_pms: power-controller@80120 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms"; + apple,always-on; /* Core device */ + }; + + ps_pcie_ref: power-controller@80148 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_ref"; + }; + + ps_mca0: power-controller@80170 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca1: power-controller@80178 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca2: power-controller@80180 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca3: power-controller@80188 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mca4: power-controller@80190 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_pwm0: power-controller@801a0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pwm0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c0: power-controller@801a8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c1: power-controller@801b0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c2: power-controller@801b8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_i2c3: power-controller@801c0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi0: power-controller@801c8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi1: power-controller@801d0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi2: power-controller@801d8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_spi3: power-controller@801e0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart0: power-controller@801e8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart1: power-controller@801f0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart2: power-controller@801f8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x801f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_sio_p>; + }; + + ps_sio: power-controller@80168 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + power-domains =3D <&ps_sio_p>; + apple,always-on; /* Core device */ + }; + + ps_hsicphy: power-controller@80128 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hsicphy"; + power-domains =3D <&ps_usb2host1>; + }; + + ps_ispsens0: power-controller@80130 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens0"; + }; + + ps_ispsens1: power-controller@80138 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens1"; + }; + + ps_ispsens2: power-controller@80140 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens2"; + }; + + ps_mca5: power-controller@80198 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_usb: power-controller@80270 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb"; + }; + + ps_usbctlreg: power-controller@80278 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usbctlreg"; + power-domains =3D <&ps_usb>; + }; + + ps_usb2host0: power-controller@80280 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0"; + power-domains =3D <&ps_usbctlreg>; + }; + + ps_usb2host1: power-controller@80290 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host1"; + power-domains =3D <&ps_usbctlreg>; + }; + + ps_rtmux: power-controller@802b0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "rtmux"; + }; + + ps_media: power-controller@802f0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "media"; + }; + + ps_jpg: power-controller@802f8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + power-domains =3D <&ps_media>; + }; + + ps_disp0_fe: power-controller@802b8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_fe"; + power-domains =3D <&ps_rtmux>; + }; + + ps_disp0_be: power-controller@802c0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_be"; + power-domains =3D <&ps_disp0_fe>; + }; + + ps_disp0_gp: power-controller@802c8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_gp"; + power-domains =3D <&ps_disp0_be>; + status =3D "disabled"; + }; + + ps_uart3: power-controller@80200 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart4: power-controller@80208 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart5: power-controller@80210 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart6: power-controller@80218 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart7: power-controller@80220 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart7"; + power-domains =3D <&ps_sio_p>; + }; + + ps_uart8: power-controller@80228 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80228 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart8"; + power-domains =3D <&ps_sio_p>; + }; + + ps_hfd0: power-controller@80238 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "hfd0"; + power-domains =3D <&ps_sio_p>; + }; + + ps_mcc: power-controller@80248 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mcc"; + apple,always-on; /* Memory cache controller */ + }; + + ps_dcs0: power-controller@80250 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs0"; + apple,always-on; /* LPDDR4X interface */ + }; + + ps_dcs1: power-controller@80258 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs1"; + apple,always-on; /* LPDDR4X interface */ + }; + + ps_dcs2: power-controller@80260 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs2"; + apple,always-on; /* LPDDR4X interface */ + }; + + ps_dcs3: power-controller@80268 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs3"; + apple,always-on; /* LPDDR4X interface */ + }; + + ps_usb2host0_ohci: power-controller@80288 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2host0_ohci"; + power-domains =3D <&ps_usb2host0>; + }; + + ps_usb2dev: power-controller@80298 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "usb2dev"; + power-domains =3D <&ps_usbctlreg>; + }; + + ps_smx: power-controller@802a0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smx"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_sf: power-controller@802a8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sf"; + apple,always-on; /* Apple fabric, critical block */ + }; + + ps_mipi_dsi: power-controller@802d8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mipi_dsi"; + power-domains =3D <&ps_rtmux>; + }; + + ps_dp: power-controller@802e0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dp"; + power-domains =3D <&ps_disp0_be>; + }; + + ps_dpa: power-controller@80230 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa"; + }; + + ps_disp0_be_2x: power-controller@802d0 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x802d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_be_2x"; + power-domains =3D <&ps_disp0_be>; + }; + + ps_isp_sys: power-controller@80350 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80350 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sys"; + power-domains =3D <&ps_rtmux>; + }; + + ps_msr: power-controller@80300 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_media>; + }; + + ps_venc_sys: power-controller@80398 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80398 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_sys"; + power-domains =3D <&ps_media>; + }; + + ps_pmp: power-controller@80308 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmp"; + }; + + ps_pms_sram: power-controller@80310 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_sram"; + }; + + ps_pcie: power-controller@80318 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie"; + }; + + ps_pcie_aux: power-controller@80320 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_aux"; + }; + + ps_vdec0: power-controller@80388 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80388 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "vdec0"; + power-domains =3D <&ps_media>; + }; + + ps_gfx: power-controller@80338 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80338 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + }; + + ps_ans2: power-controller@80328 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ans2"; + apple,always-on; + }; + + ps_pcie_direct: power-controller@80330 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pcie_direct"; + apple,always-on; + }; + + ps_avd_sys: power-controller@803a8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x803a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "avd_sys"; + power-domains =3D <&ps_media>; + }; + + ps_sep: power-controller@80400 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; /* Locked on */ + }; + + ps_disp0_gp0: power-controller@80830 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80830 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_gp0"; + power-domains =3D <&ps_disp0_gp>; + status =3D "disabled"; + }; + + ps_disp0_gp1: power-controller@80838 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80838 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_gp1"; + status =3D "disabled"; + }; + + ps_disp0_ppp: power-controller@80840 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80840 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_ppp"; + }; + + ps_disp0_hilo: power-controller@80848 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80848 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp0_hilo"; + }; + + ps_isp_rsts0: power-controller@84000 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_rsts0"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_rsts1: power-controller@84008 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_rsts1"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_vis: power-controller@84010 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_vis"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_be: power-controller@84018 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_be"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_pearl: power-controller@84020 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_pearl"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_dprx: power-controller@84028 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dprx"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_cnv: power-controller@84030 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x84030 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_cnv"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_venc_dma: power-controller@88000 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_dma"; + }; + + ps_venc_pipe4: power-controller@88010 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe4"; + }; + + ps_venc_pipe5: power-controller@88018 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe5"; + }; + + ps_venc_me0: power-controller@88020 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + }; + + ps_venc_me1: power-controller@88028 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x88028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + }; +}; + +&pmgr_mini { + ps_aop_base: power-controller@80008 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_base"; + power-domains =3D <&ps_aop_cpu &ps_aop_filter>; + apple,always-on; /* Always on processor */ + }; + + ps_debug: power-controller@80050 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug"; + }; + + ps_aop_cpu: power-controller@80020 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_cpu"; + }; + + ps_aop_filter: power-controller@80000 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aop_filter"; + }; + + ps_spmi: power-controller@80058 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80058 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spmi"; + }; + + ps_smc_i2cm1: power-controller@800a8 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x800a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smc_i2cm1"; + }; + + ps_smc_fabric: power-controller@80030 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80030 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smc_fabric"; + }; + + ps_smc_cpu: power-controller@80140 { + compatible =3D "apple,t8015-pmgr-pwrstate", "apple,pmgr-pwrstate"; + reg =3D <0x80140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "smc_cpu"; + power-domains =3D <&ps_smc_fabric &ps_smc_i2cm1>; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t8015.dtsi b/arch/arm64/boot/dts/app= le/t8015.dtsi index 8828d830e5be..fbff3a6c0ba4 100644 --- a/arch/arm64/boot/dts/apple/t8015.dtsi +++ b/arch/arm64/boot/dts/apple/t8015.dtsi @@ -119,6 +119,7 @@ serial0: serial@22e600000 { /* Use the bootloader-enabled clocks for now. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; status =3D "disabled"; }; =20 @@ -127,11 +128,21 @@ aic: interrupt-controller@232100000 { reg =3D <0x2 0x32100000 0x0 0x8000>; #interrupt-cells =3D <3>; interrupt-controller; + power-domains =3D <&ps_aic>; + }; + + pmgr: power-management@232000000 { + compatible =3D "apple,t8015-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x32000000 0 0x8c000>; }; =20 pinctrl_ap: pinctrl@233100000 { compatible =3D "apple,t8015-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x33100000 0x0 0x1000>; + power-domains =3D <&ps_gpio>; =20 gpio-controller; #gpio-cells =3D <2>; @@ -188,6 +199,14 @@ pinctrl_nub: pinctrl@2351f0000 { ; }; =20 + pmgr_mini: power-management@235200000 { + compatible =3D "apple,t8015-pmgr", "apple,pmgr", "syscon", "simple-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x35200000 0 0x84000>; + }; + wdt: watchdog@2352b0000 { compatible =3D "apple,t8015-wdt", "apple,wdt"; reg =3D <0x2 0x352b0000 0x0 0x4000>; @@ -232,3 +251,5 @@ timer { ; }; }; + +#include "t8015-pmgr.dtsi" --=20 2.47.0