From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAA6D39ACC; Wed, 20 Nov 2024 01:11:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065099; cv=none; b=LYAufLCb9QiqlZ007YEjeU9vTlQkaxZDTIUfibNahQfFAd8JiPRXT48/utsA3wKbfRLiGgh7+gme0brVRtzym1lU1RQi3/jOaq/TxrPPRsuaAXzPqvZd6D+OueQAuukaqcs/H5sHMCizCZDTX75KCA3g/Q5q5dBt2t1ZhAS1QqU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065099; c=relaxed/simple; bh=1x27NWWS83zIzo6LwNlNJX7BDiwIlQt3oTjI0k+dPNc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nQCyZggz0BdZCrb6/K/3eB6QX+DGH7nE69IfU1Vnnsjww5jIpL/UUHnKilmYcpDDgpndYJ2ElhUTaa4Bg7JvgiAGVZuRE6KchKJChhmRPsCGzc5btelIjV/xJoVvoHsqX4doBwM80H8662SHZqkQgNfRyx1K2LNKq0hdMwf1lxA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=b91JPccU; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="b91JPccU" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065098; x=1763601098; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=1x27NWWS83zIzo6LwNlNJX7BDiwIlQt3oTjI0k+dPNc=; b=b91JPccUxhy93OJKZLlCRZeqGZUES7v0GSHNXB9cpASCp6gBTfKrAGxm Mt44Pt72g6vqa0vud1Xp7bNyAjiUQJ1MW97knQGQZSWTokGXeE0bEI52p mGii4XcJerKAsfkH/9BbSiyt0ED3N1L/egPIqW0IvxVtEe1Di003L6P6T +Z6jqwf/oCk4Bdf/66FVgQWyW/Vw8xaDanzX75+i9VJ5UY6JP5LJSwTdJ RRI1Mm9MtWl8uBRKD+ORRpAS5C4zgDts7DOo1ObIpFbYihJH6+u8uOh1d RL9vGF2s1z4D5/OlfFIrGZ1zILDfU6OZBbWrKOUsHx5Z0DPTpcdPZyIH3 Q==; X-CSE-ConnectionGUID: GEh/ta1/TO2yBauYD6RFHw== X-CSE-MsgGUID: D2uuUIMsS+2uS1bgQmkIxg== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612960" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612960" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:38 -0800 X-CSE-ConnectionGUID: I7XDgIQfQtupSZT4vHRZVQ== X-CSE-MsgGUID: lirTOejtRHCGWQY4uQN17Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813561" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:37 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 01/18] fpga: dfl: omit unneeded argument pdata from dfl_feature_instance_init() Date: Tue, 19 Nov 2024 20:10:17 -0500 Message-ID: <20241120011035.230574-2-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The argument pdata passed to dfl_feature_instance_init() was never used. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - No changes. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl.c | 4 +--- 1 file changed, 1 insertion(+), 3 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index c406b949026f..8512a1da6570 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -520,7 +520,6 @@ void dfl_fpga_dev_feature_uinit(struct platform_device = *pdev) EXPORT_SYMBOL_GPL(dfl_fpga_dev_feature_uinit); =20 static int dfl_feature_instance_init(struct platform_device *pdev, - struct dfl_feature_platform_data *pdata, struct dfl_feature *feature, struct dfl_feature_driver *drv) { @@ -587,8 +586,7 @@ int dfl_fpga_dev_feature_init(struct platform_device *p= dev, while (drv->ops) { dfl_fpga_dev_for_each_feature(pdata, feature) { if (dfl_feature_drv_match(feature, drv)) { - ret =3D dfl_feature_instance_init(pdev, pdata, - feature, drv); + ret =3D dfl_feature_instance_init(pdev, feature, drv); if (ret) goto exit; } --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5E0E4595B; Wed, 20 Nov 2024 01:11:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065102; cv=none; b=Bjvot0Zd5m8L6UREDV5Bsf/zR0XFAFDWiZEDam1QbC5Pts6eqopGtGxQB+BgmoQSl2sZ10bCiU7tryEtVaPjZ95kH2WifqavfGJXCn6r24EHC/q00F4/WaFNbYONued1sYKNw/5qMWE6/KR40M8qHfSg05n5VoKyIIhe7DXcFIE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065102; c=relaxed/simple; bh=Tbz/23eIFzTJyu6gp5XNuBdaaJKfJM/UihzUDloxrak=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Q5JpirwUDoroiBc3BoRwlMvD0AkGrXXX91AsH25nrSHWm+G/G2TjgJ3nkjxUA4oD+tzJW4BkNw8cSoQzgSvcoXyBoFIvTnrMdCBsNiaJnRDdSv011Pauy8B5nGFBUgc9nVwTzuLYB5OrWPGq6fAhRGZPvfC0YeQVCUMcKvmZETg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=mAPv9m9P; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="mAPv9m9P" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065100; x=1763601100; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Tbz/23eIFzTJyu6gp5XNuBdaaJKfJM/UihzUDloxrak=; b=mAPv9m9PgOca6LSUiSvnNbqS2f4LzxCVgEjeot41Z4QvZtjEQZbUp800 jSBvIDiNVjDow/mIh61Cf99zw7RR9xSsexUnJGnwWdRxuqIDNHVZnOCpx PrMAzLvo4FvMw2TflNglbKsSoZyZ6fe7FxbN1rStu+nm4xDr+a1B9j0tE y/XLaRkOsfOqQbG77y6FTB89gPM4VUGVdjF4x83dgrpY0znZ1dqwRLjQz ML7FDg/kQfE7iTPUunpedDZgVJaj86ZMDm6SRvJzFx9zKaR/9iF5EAtWF zIvtYi5VANy0r0MSLzI6D4VTTwrNROrbSlA2m/0fzuNEwbbck4KrorHT4 w==; X-CSE-ConnectionGUID: SJD8XmNYTJqgfS3aDcA43A== X-CSE-MsgGUID: Ix0WeFnRQR6Bbgtug6BlxQ== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612968" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612968" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 X-CSE-ConnectionGUID: smrALcLhTu2ICjB0ix1pwg== X-CSE-MsgGUID: b2Tbban9SZe3OHK6WCrAJQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813567" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 02/18] fpga: dfl: return platform data from dfl_fpga_inode_to_feature_dev_data() Date: Tue, 19 Nov 2024 20:10:18 -0500 Message-ID: <20241120011035.230574-3-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Refactor dfl_fpga_inode_to_feature_dev() to directly return the feature device platform data instead of the platform device, and retrieve the device from the data. The null pointer checks are not needed since the platform device is guaranteed to have associated feature device data. This patch is part of a refactoring of the internal DFL APIs to move the feature device data into a new struct dfl_feature_dev_data which lifetime is independent of the corresponding platform device. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - Revise subject and description to detail the refactoring of dfl_fpga_inode_to_feature_dev_data() and mention the reason for the refactoring. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl-afu-main.c | 8 ++------ drivers/fpga/dfl-fme-main.c | 7 ++----- drivers/fpga/dfl.h | 6 +++--- 3 files changed, 7 insertions(+), 14 deletions(-) diff --git a/drivers/fpga/dfl-afu-main.c b/drivers/fpga/dfl-afu-main.c index 6b97c073849e..6125e2faada8 100644 --- a/drivers/fpga/dfl-afu-main.c +++ b/drivers/fpga/dfl-afu-main.c @@ -595,14 +595,10 @@ static struct dfl_feature_driver port_feature_drvs[] = =3D { =20 static int afu_open(struct inode *inode, struct file *filp) { - struct platform_device *fdev =3D dfl_fpga_inode_to_feature_dev(inode); - struct dfl_feature_platform_data *pdata; + struct dfl_feature_platform_data *pdata =3D dfl_fpga_inode_to_feature_dev= _data(inode); + struct platform_device *fdev =3D pdata->dev; int ret; =20 - pdata =3D dev_get_platdata(&fdev->dev); - if (WARN_ON(!pdata)) - return -ENODEV; - mutex_lock(&pdata->lock); ret =3D dfl_feature_dev_use_begin(pdata, filp->f_flags & O_EXCL); if (!ret) { diff --git a/drivers/fpga/dfl-fme-main.c b/drivers/fpga/dfl-fme-main.c index 864924f68f5e..480a187289bb 100644 --- a/drivers/fpga/dfl-fme-main.c +++ b/drivers/fpga/dfl-fme-main.c @@ -598,13 +598,10 @@ static long fme_ioctl_check_extension(struct dfl_feat= ure_platform_data *pdata, =20 static int fme_open(struct inode *inode, struct file *filp) { - struct platform_device *fdev =3D dfl_fpga_inode_to_feature_dev(inode); - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&fdev->dev); + struct dfl_feature_platform_data *pdata =3D dfl_fpga_inode_to_feature_dev= _data(inode); + struct platform_device *fdev =3D pdata->dev; int ret; =20 - if (WARN_ON(!pdata)) - return -ENODEV; - mutex_lock(&pdata->lock); ret =3D dfl_feature_dev_use_begin(pdata, filp->f_flags & O_EXCL); if (!ret) { diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index 5063d73b0d82..2285215f444e 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -398,14 +398,14 @@ int dfl_fpga_dev_ops_register(struct platform_device = *pdev, struct module *owner); void dfl_fpga_dev_ops_unregister(struct platform_device *pdev); =20 -static inline -struct platform_device *dfl_fpga_inode_to_feature_dev(struct inode *inode) +static inline struct dfl_feature_platform_data * +dfl_fpga_inode_to_feature_dev_data(struct inode *inode) { struct dfl_feature_platform_data *pdata; =20 pdata =3D container_of(inode->i_cdev, struct dfl_feature_platform_data, cdev); - return pdata->dev; + return pdata; } =20 #define dfl_fpga_dev_for_each_feature(pdata, feature) \ --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC02045BEC; Wed, 20 Nov 2024 01:11:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065101; cv=none; b=prGBzKl7jGweGBGbeXu6AYBNZ2KRtIxrmMxeQOt7XQFrz/No0Q4MQO4Lr92g6dL+jNlsd4SlWCNtfE5o76Qv5RoPJ3X0lcHsJ+6tHf4C3ZFpF4CzybbUPZS4YszYyyx26lurL50JlEf4jDLUVKuNfyr9pvVetvJmTyB2Yk4YKXg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065101; c=relaxed/simple; bh=3FS3Nb1TRN/BBL2lkcEJ0LrrIU13wBZn2sLRF6rAmcc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=oJkGCOFdoHBZhsQcaz9Sd7/HkcpJMV31MoU+dF2qomN6WnlWHa3jX8LoICzG9+36KoTQfkHhi1bbicjYZyv6ebmXad2qfbboAiu2rSR/wVN4n2DmUexhqTufxOBW2/W3496XCZGr8vtK9OVNq9LNAbjujyW3HfCJ+oS3Sklv02Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=cH+vutvT; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="cH+vutvT" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065100; x=1763601100; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=3FS3Nb1TRN/BBL2lkcEJ0LrrIU13wBZn2sLRF6rAmcc=; b=cH+vutvTIhdOBsb5kqBoFKczaUHaDY64Uvbn/+Uno9sq9QJ20E+NXXJU jhlootq2J9JFGTxWZPKz2Hquocvdme2aZYd39fREPxI5jByQrW86seqq/ MibN0IAe5GTSDyd0bzepr6rm5+zKaPWdqKiXCaO4gLvD0EzKuhC35WKRG f9e+0s0ZIG3yz5u4YWytLhnYmZAVCQbtYEHoejioCKtRVi6Y21TCNiasf xDQM4GeCitMFZjDgwcSHa1YneWbIA+pY6/+tRQWytYUz5FEYRrOfNuo/p FZfmwB5teZGW5SVGxw+l+wsk2w+Rjut01VOmzWJP3UQAcZkClfE5zh9eg A==; X-CSE-ConnectionGUID: qy6t2anQShGsMDiPpBeQ7A== X-CSE-MsgGUID: Sm1OELT/RR6kR+a6Zwee6g== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612972" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612972" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 X-CSE-ConnectionGUID: RCmNvFYbRmCKMFRMcHKzOA== X-CSE-MsgGUID: wsa9iQ8YQZyvoJ4B9OX+nQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813572" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 03/18] fpga: dfl: afu: use parent device to log errors on port enable/disable Date: Tue, 19 Nov 2024 20:10:19 -0500 Message-ID: <20241120011035.230574-4-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" AFU port enable/disable may be triggered from userspace at any point, e.g., after a port has been released. This commit prepares a subsequent commit that destroys the port platform device on port release, which is then no longer available during port enable/disable. Use the parent, physical DFL, e.g., PCIe FPGA device instead for logging errors. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - Replace "physical" with "physical DFL" (device) in description for consistency with other patches. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl-afu-main.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/fpga/dfl-afu-main.c b/drivers/fpga/dfl-afu-main.c index 6125e2faada8..c0f2db72b5b9 100644 --- a/drivers/fpga/dfl-afu-main.c +++ b/drivers/fpga/dfl-afu-main.c @@ -60,7 +60,8 @@ int __afu_port_enable(struct platform_device *pdev) if (readq_poll_timeout(base + PORT_HDR_CTRL, v, !(v & PORT_CTRL_SFTRST_ACK), RST_POLL_INVL, RST_POLL_TIMEOUT)) { - dev_err(&pdev->dev, "timeout, failure to enable device\n"); + dev_err(pdata->dfl_cdev->parent, + "timeout, failure to enable device\n"); return -ETIMEDOUT; } =20 @@ -99,7 +100,8 @@ int __afu_port_disable(struct platform_device *pdev) if (readq_poll_timeout(base + PORT_HDR_CTRL, v, v & PORT_CTRL_SFTRST_ACK, RST_POLL_INVL, RST_POLL_TIMEOUT)) { - dev_err(&pdev->dev, "timeout, failure to disable device\n"); + dev_err(pdata->dfl_cdev->parent, + "timeout, failure to disable device\n"); return -ETIMEDOUT; } =20 --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1A75056B8C; Wed, 20 Nov 2024 01:11:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065102; cv=none; b=eBUdRgmbM9wCULaui5GmkRRF+VeuAv5eGHbNlraSaERxIl0DbRC7ReCCsbjSwusVfAq9rb8mRIsv/UEcKFqO3oOPYTZs7fi9tTPuR6HKgW4i8OTFZELQJ7ydwLDxqXLU5covtZh5cnJfZK6Shpzxh2LRyoA53ZAoMMLqDUalhhc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065102; c=relaxed/simple; bh=b0LhuUA2ME4PHwgIC1kzHTdJ6tObQVHDg6az3WoiTwA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=V3T37eAWSS1rir8g4pPX65Z0wfNm6RaUgCL2vm6RjAWwKCv2h+f/eIvK8CBvBq07bevJ5PAFuFp7KkZ0nhw1bjguEogrdn4+wQGPBWNI+PwMFuLSPFrun9qcop+DWDs9HbEyGkcOCl8LEqr4PVnRLYaoMm8cyR52tvbBpJ6VbEE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=avwRBza7; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="avwRBza7" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065101; x=1763601101; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=b0LhuUA2ME4PHwgIC1kzHTdJ6tObQVHDg6az3WoiTwA=; b=avwRBza7V8GwE07s/pyOGUa/mGg8uY9CCSwfw5c7Ce0XjPWxEDW1x+zk uFObnDuT1KZo2v5ERqSWPIXS5wm6drpnf4GK69bqEM4ibBDDbjn8XKDmE OHWMs7XPs+RZZa8tEReuJESYFnEn26rp8rYmO3Dxv9hxprjr18dCugjD3 BVqcmGhyLh8RiAOEccw6uvTL6XHu6aCBAQELp1qXQsloiKKVTBvYuBgI9 um06DQFBMspTsVptk6sT07jn2aW+iEedNa6Qh9/BIBXuOsMMOT308iQ5e O1jegB8zM6qJtBwb+4JK0fYKrPToViHb88Gu0hsFAeSd4bk2kb81DcsUx g==; X-CSE-ConnectionGUID: QBMIHYkrTkS3IY2G1IN81g== X-CSE-MsgGUID: SElnyAmXTf+OM6q/58w1oQ== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612978" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612978" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 X-CSE-ConnectionGUID: D+u6w4JKS8Gsqg+pEOislQ== X-CSE-MsgGUID: 4MADt0qQTKem5cMcVQGWqA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813575" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 04/18] fpga: dfl: afu: define local pointer to feature device Date: Tue, 19 Nov 2024 20:10:20 -0500 Message-ID: <20241120011035.230574-5-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Define local pointer to pdata->dev->dev to avoid repetition. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - No changes. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl-afu-dma-region.c | 9 +++++---- drivers/fpga/dfl-afu-region.c | 5 +++-- 2 files changed, 8 insertions(+), 6 deletions(-) diff --git a/drivers/fpga/dfl-afu-dma-region.c b/drivers/fpga/dfl-afu-dma-r= egion.c index 02b60fde0430..814191e623e1 100644 --- a/drivers/fpga/dfl-afu-dma-region.c +++ b/drivers/fpga/dfl-afu-dma-region.c @@ -301,6 +301,7 @@ afu_dma_region_find_iova(struct dfl_feature_platform_da= ta *pdata, u64 iova) int afu_dma_map_region(struct dfl_feature_platform_data *pdata, u64 user_addr, u64 length, u64 *iova) { + struct device *dev =3D &pdata->dev->dev; struct dfl_afu_dma_region *region; int ret; =20 @@ -325,13 +326,13 @@ int afu_dma_map_region(struct dfl_feature_platform_da= ta *pdata, /* Pin the user memory region */ ret =3D afu_dma_pin_pages(pdata, region); if (ret) { - dev_err(&pdata->dev->dev, "failed to pin memory region\n"); + dev_err(dev, "failed to pin memory region\n"); goto free_region; } =20 /* Only accept continuous pages, return error else */ if (!afu_dma_check_continuous_pages(region)) { - dev_err(&pdata->dev->dev, "pages are not continuous\n"); + dev_err(dev, "pages are not continuous\n"); ret =3D -EINVAL; goto unpin_pages; } @@ -342,7 +343,7 @@ int afu_dma_map_region(struct dfl_feature_platform_data= *pdata, region->length, DMA_BIDIRECTIONAL); if (dma_mapping_error(dfl_fpga_pdata_to_parent(pdata), region->iova)) { - dev_err(&pdata->dev->dev, "failed to map for dma\n"); + dev_err(dev, "failed to map for dma\n"); ret =3D -EFAULT; goto unpin_pages; } @@ -353,7 +354,7 @@ int afu_dma_map_region(struct dfl_feature_platform_data= *pdata, ret =3D afu_dma_region_add(pdata, region); mutex_unlock(&pdata->lock); if (ret) { - dev_err(&pdata->dev->dev, "failed to add dma region\n"); + dev_err(dev, "failed to add dma region\n"); goto unmap_dma; } =20 diff --git a/drivers/fpga/dfl-afu-region.c b/drivers/fpga/dfl-afu-region.c index 2e7b41629406..8f0e9485214a 100644 --- a/drivers/fpga/dfl-afu-region.c +++ b/drivers/fpga/dfl-afu-region.c @@ -50,11 +50,12 @@ static struct dfl_afu_mmio_region *get_region_by_index(= struct dfl_afu *afu, int afu_mmio_region_add(struct dfl_feature_platform_data *pdata, u32 region_index, u64 region_size, u64 phys, u32 flags) { + struct device *dev =3D &pdata->dev->dev; struct dfl_afu_mmio_region *region; struct dfl_afu *afu; int ret =3D 0; =20 - region =3D devm_kzalloc(&pdata->dev->dev, sizeof(*region), GFP_KERNEL); + region =3D devm_kzalloc(dev, sizeof(*region), GFP_KERNEL); if (!region) return -ENOMEM; =20 @@ -85,7 +86,7 @@ int afu_mmio_region_add(struct dfl_feature_platform_data = *pdata, return 0; =20 exit: - devm_kfree(&pdata->dev->dev, region); + devm_kfree(dev, region); return ret; } =20 --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A130F6F305; Wed, 20 Nov 2024 01:11:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065104; cv=none; b=ZiB7/QRBPsFu2x9zvkLTv/1Zx+K1AFl6kE2TbM9tsiJNEI3dSq+x9i4+8JV/v66UEgyCpdhexn2xFbbPqWf5GczoiaK6Xjw/nmmKApjCqGU59WX50PwzszYsHT5TZ4x287n7xEVJUHeAS6BxLXDv9BiazPn5k1lS6oOYod46dp8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065104; c=relaxed/simple; bh=O8yvJHoy7gPJYXwQ9NUGw4oMA1x9U1vJMizyd0U9DLg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KgC76dkIM9DMnl7EwKs5EhMUs8Bey8DDaQrXYFuHCyhDpBaGsbyGfS/LzBuL5QYTTUcwJA3AxUApIGs4XyQ8kMNE4rmnEHIKZo4xuLUFmfqdfqarCo+XHHblw+Au08KRn62lsXJehHzMiFx6qUopJSHJBkmaJAYXS4nw5hV0K6U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=kiF3e33Q; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="kiF3e33Q" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065102; x=1763601102; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=O8yvJHoy7gPJYXwQ9NUGw4oMA1x9U1vJMizyd0U9DLg=; b=kiF3e33QCqP5obl6NhVH4JPH+wMgCUEHNk8QTwvnNl3MPgQO8P7pWJ3C r5ofqC2a9qc26XfiZS9SHhlDGTRTrULnuNU8ARvev0CIwtWvim5eW2RgF z7iN7tg2HWhaeN0J6g3rqGlW38HbB/t2cXYxaJ3AWZqrHEY3mf3EoFOXW OF7Go5ozAooyTpbgTVEwf26A4DdZV/fgz78/qE4rEz9aKAAQwxjYRxUGC v/A8cd2HNjmUb9Sw77z1YKHI6ekPd99olgaIZVdSOTUdf85YlusG2cQgF en8stDeTImwLvB9cQl4lUCFbzB50+HYPENhdm1RYKY+5g3SeEoJkNhkdy g==; X-CSE-ConnectionGUID: tEu3Z/DjTN2PXTf/APS+ng== X-CSE-MsgGUID: PS2MW/r/TrmGsGW0Myx0Ag== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612983" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612983" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 X-CSE-ConnectionGUID: xjOc8X3hRd+6BuAyzJ9CPw== X-CSE-MsgGUID: EdtCQEdATs+U/xkqUuI3KQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813578" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 05/18] fpga: dfl: pass feature platform data instead of device as argument Date: Tue, 19 Nov 2024 20:10:21 -0500 Message-ID: <20241120011035.230574-6-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" For functions which use the feature platform data, instead of invoking dev_get_platdata() on the device, directly pass the data as an argument. This patch is part of a refactoring of the internal DFL APIs to move the feature device data into a new struct dfl_feature_dev_data which lifetime is independent of the corresponding platform device. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - Extend description to mention the reason for the refactoring. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl-afu-error.c | 29 +++++++------- drivers/fpga/dfl-afu-main.c | 76 +++++++++++++++++++----------------- drivers/fpga/dfl-afu.h | 4 +- drivers/fpga/dfl-fme-br.c | 26 ++++++------ drivers/fpga/dfl-fme-error.c | 32 ++++++++------- drivers/fpga/dfl-fme-main.c | 18 ++++++--- drivers/fpga/dfl-fme-pr.c | 6 +-- drivers/fpga/dfl.c | 71 ++++++++++++++------------------- drivers/fpga/dfl.h | 35 +++++++++-------- 9 files changed, 150 insertions(+), 147 deletions(-) diff --git a/drivers/fpga/dfl-afu-error.c b/drivers/fpga/dfl-afu-error.c index ab7be6217368..ad6ea19faaa0 100644 --- a/drivers/fpga/dfl-afu-error.c +++ b/drivers/fpga/dfl-afu-error.c @@ -28,11 +28,11 @@ #define ERROR_MASK GENMASK_ULL(63, 0) =20 /* mask or unmask port errors by the error mask register. */ -static void __afu_port_err_mask(struct device *dev, bool mask) +static void __afu_port_err_mask(struct dfl_feature_platform_data *pdata, b= ool mask) { void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); =20 writeq(mask ? ERROR_MASK : 0, base + PORT_ERROR_MASK); } @@ -42,7 +42,7 @@ static void afu_port_err_mask(struct device *dev, bool ma= sk) struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); =20 mutex_lock(&pdata->lock); - __afu_port_err_mask(dev, mask); + __afu_port_err_mask(pdata, mask); mutex_unlock(&pdata->lock); } =20 @@ -50,13 +50,12 @@ static void afu_port_err_mask(struct device *dev, bool = mask) static int afu_port_err_clear(struct device *dev, u64 err) { struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); - struct platform_device *pdev =3D to_platform_device(dev); void __iomem *base_err, *base_hdr; int enable_ret =3D 0, ret =3D -EBUSY; u64 v; =20 - base_err =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_ERROR); - base_hdr =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base_err =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); + base_hdr =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); =20 @@ -80,12 +79,12 @@ static int afu_port_err_clear(struct device *dev, u64 e= rr) } =20 /* Halt Port by keeping Port in reset */ - ret =3D __afu_port_disable(pdev); + ret =3D __afu_port_disable(pdata); if (ret) goto done; =20 /* Mask all errors */ - __afu_port_err_mask(dev, true); + __afu_port_err_mask(pdata, true); =20 /* Clear errors if err input matches with current port errors.*/ v =3D readq(base_err + PORT_ERROR); @@ -102,10 +101,10 @@ static int afu_port_err_clear(struct device *dev, u64= err) } =20 /* Clear mask */ - __afu_port_err_mask(dev, false); + __afu_port_err_mask(pdata, false); =20 /* Enable the Port by clearing the reset */ - enable_ret =3D __afu_port_enable(pdev); + enable_ret =3D __afu_port_enable(pdata); =20 done: mutex_unlock(&pdata->lock); @@ -119,7 +118,7 @@ static ssize_t errors_show(struct device *dev, struct d= evice_attribute *attr, void __iomem *base; u64 error; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); =20 mutex_lock(&pdata->lock); error =3D readq(base + PORT_ERROR); @@ -150,7 +149,7 @@ static ssize_t first_error_show(struct device *dev, void __iomem *base; u64 error; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); =20 mutex_lock(&pdata->lock); error =3D readq(base + PORT_FIRST_ERROR); @@ -168,7 +167,7 @@ static ssize_t first_malformed_req_show(struct device *= dev, void __iomem *base; u64 req0, req1; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); =20 mutex_lock(&pdata->lock); req0 =3D readq(base + PORT_MALFORMED_REQ0); @@ -190,13 +189,15 @@ static struct attribute *port_err_attrs[] =3D { static umode_t port_err_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { + struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); =20 + pdata =3D dev_get_platdata(dev); /* * sysfs entries are visible only if related private feature is * enumerated. */ - if (!dfl_get_feature_by_id(dev, PORT_FEATURE_ID_ERROR)) + if (!dfl_get_feature_by_id(pdata, PORT_FEATURE_ID_ERROR)) return 0; =20 return attr->mode; diff --git a/drivers/fpga/dfl-afu-main.c b/drivers/fpga/dfl-afu-main.c index c0f2db72b5b9..c86d01f49633 100644 --- a/drivers/fpga/dfl-afu-main.c +++ b/drivers/fpga/dfl-afu-main.c @@ -26,7 +26,7 @@ =20 /** * __afu_port_enable - enable a port by clear reset - * @pdev: port platform device. + * @pdata: feature device platform data * * Enable Port by clear the port soft reset bit, which is set by default. * The AFU is unable to respond to any MMIO access while in reset. @@ -35,9 +35,8 @@ * * The caller needs to hold lock for protection. */ -int __afu_port_enable(struct platform_device *pdev) +int __afu_port_enable(struct dfl_feature_platform_data *pdata) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); void __iomem *base; u64 v; =20 @@ -46,7 +45,7 @@ int __afu_port_enable(struct platform_device *pdev) if (--pdata->disable_count !=3D 0) return 0; =20 - base =3D dfl_get_feature_ioaddr_by_id(&pdev->dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 /* Clear port soft reset */ v =3D readq(base + PORT_HDR_CTRL); @@ -70,22 +69,21 @@ int __afu_port_enable(struct platform_device *pdev) =20 /** * __afu_port_disable - disable a port by hold reset - * @pdev: port platform device. + * @pdata: feature device platform data * * Disable Port by setting the port soft reset bit, it puts the port into = reset. * * The caller needs to hold lock for protection. */ -int __afu_port_disable(struct platform_device *pdev) +int __afu_port_disable(struct dfl_feature_platform_data *pdata) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); void __iomem *base; u64 v; =20 if (pdata->disable_count++ !=3D 0) return 0; =20 - base =3D dfl_get_feature_ioaddr_by_id(&pdev->dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 /* Set port soft reset */ v =3D readq(base + PORT_HDR_CTRL); @@ -120,15 +118,15 @@ int __afu_port_disable(struct platform_device *pdev) * (disabled). Any attempts on MMIO access to AFU while in reset, will * result errors reported via port error reporting sub feature (if present= ). */ -static int __port_reset(struct platform_device *pdev) +static int __port_reset(struct dfl_feature_platform_data *pdata) { int ret; =20 - ret =3D __afu_port_disable(pdev); + ret =3D __afu_port_disable(pdata); if (ret) return ret; =20 - return __afu_port_enable(pdev); + return __afu_port_enable(pdata); } =20 static int port_reset(struct platform_device *pdev) @@ -137,17 +135,17 @@ static int port_reset(struct platform_device *pdev) int ret; =20 mutex_lock(&pdata->lock); - ret =3D __port_reset(pdev); + ret =3D __port_reset(pdata); mutex_unlock(&pdata->lock); =20 return ret; } =20 -static int port_get_id(struct platform_device *pdev) +static int port_get_id(struct dfl_feature_platform_data *pdata) { void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(&pdev->dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 return FIELD_GET(PORT_CAP_PORT_NUM, readq(base + PORT_HDR_CAP)); } @@ -155,7 +153,8 @@ static int port_get_id(struct platform_device *pdev) static ssize_t id_show(struct device *dev, struct device_attribute *attr, char *buf) { - int id =3D port_get_id(to_platform_device(dev)); + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + int id =3D port_get_id(pdata); =20 return scnprintf(buf, PAGE_SIZE, "%d\n", id); } @@ -168,7 +167,7 @@ ltr_show(struct device *dev, struct device_attribute *a= ttr, char *buf) void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); v =3D readq(base + PORT_HDR_CTRL); @@ -189,7 +188,7 @@ ltr_store(struct device *dev, struct device_attribute *= attr, if (kstrtobool(buf, <r)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); v =3D readq(base + PORT_HDR_CTRL); @@ -209,7 +208,7 @@ ap1_event_show(struct device *dev, struct device_attrib= ute *attr, char *buf) void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); v =3D readq(base + PORT_HDR_STS); @@ -229,7 +228,7 @@ ap1_event_store(struct device *dev, struct device_attri= bute *attr, if (kstrtobool(buf, &clear) || !clear) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); writeq(PORT_STS_AP1_EVT, base + PORT_HDR_STS); @@ -247,7 +246,7 @@ ap2_event_show(struct device *dev, struct device_attrib= ute *attr, void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); v =3D readq(base + PORT_HDR_STS); @@ -267,7 +266,7 @@ ap2_event_store(struct device *dev, struct device_attri= bute *attr, if (kstrtobool(buf, &clear) || !clear) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); writeq(PORT_STS_AP2_EVT, base + PORT_HDR_STS); @@ -284,7 +283,7 @@ power_state_show(struct device *dev, struct device_attr= ibute *attr, char *buf) void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); v =3D readq(base + PORT_HDR_STS); @@ -305,7 +304,7 @@ userclk_freqcmd_store(struct device *dev, struct device= _attribute *attr, if (kstrtou64(buf, 0, &userclk_freq_cmd)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); writeq(userclk_freq_cmd, base + PORT_HDR_USRCLK_CMD0); @@ -326,7 +325,7 @@ userclk_freqcntrcmd_store(struct device *dev, struct de= vice_attribute *attr, if (kstrtou64(buf, 0, &userclk_freqcntr_cmd)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); writeq(userclk_freqcntr_cmd, base + PORT_HDR_USRCLK_CMD1); @@ -344,7 +343,7 @@ userclk_freqsts_show(struct device *dev, struct device_= attribute *attr, u64 userclk_freqsts; void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); userclk_freqsts =3D readq(base + PORT_HDR_USRCLK_STS0); @@ -362,7 +361,7 @@ userclk_freqcntrsts_show(struct device *dev, struct dev= ice_attribute *attr, u64 userclk_freqcntrsts; void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); userclk_freqcntrsts =3D readq(base + PORT_HDR_USRCLK_STS1); @@ -389,11 +388,13 @@ static struct attribute *port_hdr_attrs[] =3D { static umode_t port_hdr_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { + struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); umode_t mode =3D attr->mode; void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_HEADER); + pdata =3D dev_get_platdata(dev); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); =20 if (dfl_feature_revision(base) > 0) { /* @@ -462,7 +463,7 @@ afu_id_show(struct device *dev, struct device_attribute= *attr, char *buf) void __iomem *base; u64 guidl, guidh; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, PORT_FEATURE_ID_AFU); + base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_AFU); =20 mutex_lock(&pdata->lock); if (pdata->disable_count) { @@ -486,13 +487,15 @@ static struct attribute *port_afu_attrs[] =3D { static umode_t port_afu_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { + struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); =20 + pdata =3D dev_get_platdata(dev); /* * sysfs entries are visible only if related private feature is * enumerated. */ - if (!dfl_get_feature_by_id(dev, PORT_FEATURE_ID_AFU)) + if (!dfl_get_feature_by_id(pdata, PORT_FEATURE_ID_AFU)) return 0; =20 return attr->mode; @@ -506,9 +509,10 @@ static const struct attribute_group port_afu_group =3D= { static int port_afu_init(struct platform_device *pdev, struct dfl_feature *feature) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); struct resource *res =3D &pdev->resource[feature->resource_index]; =20 - return afu_mmio_region_add(dev_get_platdata(&pdev->dev), + return afu_mmio_region_add(pdata, DFL_PORT_REGION_INDEX_AFU, resource_size(res), res->start, DFL_PORT_REGION_MMAP | DFL_PORT_REGION_READ | @@ -527,9 +531,10 @@ static const struct dfl_feature_ops port_afu_ops =3D { static int port_stp_init(struct platform_device *pdev, struct dfl_feature *feature) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); struct resource *res =3D &pdev->resource[feature->resource_index]; =20 - return afu_mmio_region_add(dev_get_platdata(&pdev->dev), + return afu_mmio_region_add(pdata, DFL_PORT_REGION_INDEX_STP, resource_size(res), res->start, DFL_PORT_REGION_MMAP | DFL_PORT_REGION_READ | @@ -630,7 +635,7 @@ static int afu_release(struct inode *inode, struct file= *filp) dfl_fpga_dev_for_each_feature(pdata, feature) dfl_fpga_set_irq_triggers(feature, 0, feature->nr_irqs, NULL); - __port_reset(pdev); + __port_reset(pdata); afu_dma_region_destroy(pdata); } mutex_unlock(&pdata->lock); @@ -878,16 +883,15 @@ static int afu_dev_destroy(struct platform_device *pd= ev) return 0; } =20 -static int port_enable_set(struct platform_device *pdev, bool enable) +static int port_enable_set(struct dfl_feature_platform_data *pdata, bool e= nable) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); int ret; =20 mutex_lock(&pdata->lock); if (enable) - ret =3D __afu_port_enable(pdev); + ret =3D __afu_port_enable(pdata); else - ret =3D __afu_port_disable(pdev); + ret =3D __afu_port_disable(pdata); mutex_unlock(&pdata->lock); =20 return ret; diff --git a/drivers/fpga/dfl-afu.h b/drivers/fpga/dfl-afu.h index 7bef3e300aa2..6d1e79240c70 100644 --- a/drivers/fpga/dfl-afu.h +++ b/drivers/fpga/dfl-afu.h @@ -77,8 +77,8 @@ struct dfl_afu { }; =20 /* hold pdata->lock when call __afu_port_enable/disable */ -int __afu_port_enable(struct platform_device *pdev); -int __afu_port_disable(struct platform_device *pdev); +int __afu_port_enable(struct dfl_feature_platform_data *pdata); +int __afu_port_disable(struct dfl_feature_platform_data *pdata); =20 void afu_mmio_region_init(struct dfl_feature_platform_data *pdata); int afu_mmio_region_add(struct dfl_feature_platform_data *pdata, diff --git a/drivers/fpga/dfl-fme-br.c b/drivers/fpga/dfl-fme-br.c index 0b01b3895277..c19ddb02a161 100644 --- a/drivers/fpga/dfl-fme-br.c +++ b/drivers/fpga/dfl-fme-br.c @@ -22,34 +22,34 @@ struct fme_br_priv { struct dfl_fme_br_pdata *pdata; struct dfl_fpga_port_ops *port_ops; - struct platform_device *port_pdev; + struct dfl_feature_platform_data *port_pdata; }; =20 static int fme_bridge_enable_set(struct fpga_bridge *bridge, bool enable) { + struct dfl_feature_platform_data *port_pdata; struct fme_br_priv *priv =3D bridge->priv; - struct platform_device *port_pdev; struct dfl_fpga_port_ops *ops; =20 - if (!priv->port_pdev) { - port_pdev =3D dfl_fpga_cdev_find_port(priv->pdata->cdev, - &priv->pdata->port_id, - dfl_fpga_check_port_id); - if (!port_pdev) + if (!priv->port_pdata) { + port_pdata =3D dfl_fpga_cdev_find_port_data(priv->pdata->cdev, + &priv->pdata->port_id, + dfl_fpga_check_port_id); + if (!port_pdata) return -ENODEV; =20 - priv->port_pdev =3D port_pdev; + priv->port_pdata =3D port_pdata; } =20 - if (priv->port_pdev && !priv->port_ops) { - ops =3D dfl_fpga_port_ops_get(priv->port_pdev); + if (priv->port_pdata && !priv->port_ops) { + ops =3D dfl_fpga_port_ops_get(priv->port_pdata); if (!ops || !ops->enable_set) return -ENOENT; =20 priv->port_ops =3D ops; } =20 - return priv->port_ops->enable_set(priv->port_pdev, enable); + return priv->port_ops->enable_set(priv->port_pdata, enable); } =20 static const struct fpga_bridge_ops fme_bridge_ops =3D { @@ -85,8 +85,8 @@ static void fme_br_remove(struct platform_device *pdev) =20 fpga_bridge_unregister(br); =20 - if (priv->port_pdev) - put_device(&priv->port_pdev->dev); + if (priv->port_pdata) + put_device(&priv->port_pdata->dev->dev); if (priv->port_ops) dfl_fpga_port_ops_put(priv->port_ops); } diff --git a/drivers/fpga/dfl-fme-error.c b/drivers/fpga/dfl-fme-error.c index 51c2892ec06d..39b8e3b450d7 100644 --- a/drivers/fpga/dfl-fme-error.c +++ b/drivers/fpga/dfl-fme-error.c @@ -46,7 +46,7 @@ static ssize_t pcie0_errors_show(struct device *dev, void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); value =3D readq(base + PCIE0_ERROR); @@ -67,7 +67,7 @@ static ssize_t pcie0_errors_store(struct device *dev, if (kstrtou64(buf, 0, &val)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); writeq(GENMASK_ULL(63, 0), base + PCIE0_ERROR_MASK); @@ -91,7 +91,7 @@ static ssize_t pcie1_errors_show(struct device *dev, void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); value =3D readq(base + PCIE1_ERROR); @@ -112,7 +112,7 @@ static ssize_t pcie1_errors_store(struct device *dev, if (kstrtou64(buf, 0, &val)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); writeq(GENMASK_ULL(63, 0), base + PCIE1_ERROR_MASK); @@ -132,9 +132,10 @@ static DEVICE_ATTR_RW(pcie1_errors); static ssize_t nonfatal_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)readq(base + RAS_NONFAT_ERROR)); @@ -144,9 +145,10 @@ static DEVICE_ATTR_RO(nonfatal_errors); static ssize_t catfatal_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)readq(base + RAS_CATFAT_ERROR)); @@ -160,7 +162,7 @@ static ssize_t inject_errors_show(struct device *dev, void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); v =3D readq(base + RAS_ERROR_INJECT); @@ -185,7 +187,7 @@ static ssize_t inject_errors_store(struct device *dev, if (inject_error & ~INJECT_ERROR_MASK) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); v =3D readq(base + RAS_ERROR_INJECT); @@ -205,7 +207,7 @@ static ssize_t fme_errors_show(struct device *dev, void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); value =3D readq(base + FME_ERROR); @@ -226,7 +228,7 @@ static ssize_t fme_errors_store(struct device *dev, if (kstrtou64(buf, 0, &val)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); writeq(GENMASK_ULL(63, 0), base + FME_ERROR_MASK); @@ -252,7 +254,7 @@ static ssize_t first_error_show(struct device *dev, void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); value =3D readq(base + FME_FIRST_ERROR); @@ -269,7 +271,7 @@ static ssize_t next_error_show(struct device *dev, void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); value =3D readq(base + FME_NEXT_ERROR); @@ -294,13 +296,15 @@ static struct attribute *fme_global_err_attrs[] =3D { static umode_t fme_global_err_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { + struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); =20 + pdata =3D dev_get_platdata(dev); /* * sysfs entries are visible only if related private feature is * enumerated. */ - if (!dfl_get_feature_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR)) + if (!dfl_get_feature_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR)) return 0; =20 return attr->mode; @@ -317,7 +321,7 @@ static void fme_err_mask(struct device *dev, bool mask) struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); =20 mutex_lock(&pdata->lock); =20 diff --git a/drivers/fpga/dfl-fme-main.c b/drivers/fpga/dfl-fme-main.c index 480a187289bb..4964e15e910b 100644 --- a/drivers/fpga/dfl-fme-main.c +++ b/drivers/fpga/dfl-fme-main.c @@ -28,10 +28,11 @@ static ssize_t ports_num_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -47,10 +48,11 @@ static DEVICE_ATTR_RO(ports_num); static ssize_t bitstream_id_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_BITSTREAM_ID); =20 @@ -65,10 +67,11 @@ static DEVICE_ATTR_RO(bitstream_id); static ssize_t bitstream_metadata_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_BITSTREAM_MD); =20 @@ -79,10 +82,11 @@ static DEVICE_ATTR_RO(bitstream_metadata); static ssize_t cache_size_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -94,10 +98,11 @@ static DEVICE_ATTR_RO(cache_size); static ssize_t fabric_version_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -109,10 +114,11 @@ static DEVICE_ATTR_RO(fabric_version); static ssize_t socket_id_show(struct device *dev, struct device_attribute *attr, char *buf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 diff --git a/drivers/fpga/dfl-fme-pr.c b/drivers/fpga/dfl-fme-pr.c index cdcf6dea4cc9..97fc0e402edf 100644 --- a/drivers/fpga/dfl-fme-pr.c +++ b/drivers/fpga/dfl-fme-pr.c @@ -87,8 +87,7 @@ static int fme_pr(struct platform_device *pdev, unsigned = long arg) return -EINVAL; =20 /* get fme header region */ - fme_hdr =3D dfl_get_feature_ioaddr_by_id(&pdev->dev, - FME_FEATURE_ID_HEADER); + fme_hdr =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 /* check port id */ v =3D readq(fme_hdr + FME_HDR_CAP); @@ -378,8 +377,7 @@ static int pr_mgmt_init(struct platform_device *pdev, int ret =3D -ENODEV, i =3D 0; u64 fme_cap, port_offset; =20 - fme_hdr =3D dfl_get_feature_ioaddr_by_id(&pdev->dev, - FME_FEATURE_ID_HEADER); + fme_hdr =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 mutex_lock(&pdata->lock); priv =3D dfl_fpga_pdata_get_private(pdata); diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 8512a1da6570..4c79d433d216 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -161,7 +161,7 @@ static LIST_HEAD(dfl_port_ops_list); * * Please note that must dfl_fpga_port_ops_put after use the port_ops. */ -struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct platform_device *pd= ev) +struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct dfl_feature_platfor= m_data *pdata) { struct dfl_fpga_port_ops *ops =3D NULL; =20 @@ -171,7 +171,7 @@ struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct = platform_device *pdev) =20 list_for_each_entry(ops, &dfl_port_ops_list, node) { /* match port_ops using the name of platform device */ - if (!strcmp(pdev->name, ops->name)) { + if (!strcmp(pdata->dev->name, ops->name)) { if (!try_module_get(ops->owner)) ops =3D NULL; goto done; @@ -227,19 +227,18 @@ EXPORT_SYMBOL_GPL(dfl_fpga_port_ops_del); * * Return: 1 if port device matches with given port id, otherwise 0. */ -int dfl_fpga_check_port_id(struct platform_device *pdev, void *pport_id) +int dfl_fpga_check_port_id(struct dfl_feature_platform_data *pdata, void *= pport_id) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); struct dfl_fpga_port_ops *port_ops; =20 if (pdata->id !=3D FEATURE_DEV_ID_UNUSED) return pdata->id =3D=3D *(int *)pport_id; =20 - port_ops =3D dfl_fpga_port_ops_get(pdev); + port_ops =3D dfl_fpga_port_ops_get(pdata); if (!port_ops || !port_ops->get_id) return 0; =20 - pdata->id =3D port_ops->get_id(pdev); + pdata->id =3D port_ops->get_id(pdata); dfl_fpga_port_ops_put(port_ops); =20 return pdata->id =3D=3D *(int *)pport_id; @@ -741,11 +740,9 @@ struct dfl_feature_info { u64 params[]; }; =20 -static void dfl_fpga_cdev_add_port_dev(struct dfl_fpga_cdev *cdev, - struct platform_device *port) +static void dfl_fpga_cdev_add_port_data(struct dfl_fpga_cdev *cdev, + struct dfl_feature_platform_data *pdata) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&port->dev); - mutex_lock(&cdev->lock); list_add(&pdata->node, &cdev->port_dev_list); get_device(&pdata->dev->dev); @@ -865,8 +862,8 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) ret =3D platform_device_add(binfo->feature_dev); if (!ret) { if (type =3D=3D PORT_ID) - dfl_fpga_cdev_add_port_dev(binfo->cdev, - binfo->feature_dev); + dfl_fpga_cdev_add_port_data(binfo->cdev, + pdata); else binfo->cdev->fme_dev =3D get_device(&binfo->feature_dev->dev); @@ -1641,7 +1638,7 @@ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cde= v *cdev) EXPORT_SYMBOL_GPL(dfl_fpga_feature_devs_remove); =20 /** - * __dfl_fpga_cdev_find_port - find a port under given container device + * __dfl_fpga_cdev_find_port_data - find a port under given container devi= ce * * @cdev: container device * @data: data passed to match function @@ -1654,23 +1651,20 @@ EXPORT_SYMBOL_GPL(dfl_fpga_feature_devs_remove); * * NOTE: you will need to drop the device reference with put_device() afte= r use. */ -struct platform_device * -__dfl_fpga_cdev_find_port(struct dfl_fpga_cdev *cdev, void *data, - int (*match)(struct platform_device *, void *)) +struct dfl_feature_platform_data * +__dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, + int (*match)(struct dfl_feature_platform_data *, void *)) { struct dfl_feature_platform_data *pdata; - struct platform_device *port_dev; =20 list_for_each_entry(pdata, &cdev->port_dev_list, node) { - port_dev =3D pdata->dev; - - if (match(port_dev, data) && get_device(&port_dev->dev)) - return port_dev; + if (match(pdata, data) && get_device(&pdata->dev->dev)) + return pdata; } =20 return NULL; } -EXPORT_SYMBOL_GPL(__dfl_fpga_cdev_find_port); +EXPORT_SYMBOL_GPL(__dfl_fpga_cdev_find_port_data); =20 static int __init dfl_fpga_init(void) { @@ -1705,32 +1699,29 @@ static int __init dfl_fpga_init(void) int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *cdev, int port_id) { struct dfl_feature_platform_data *pdata; - struct platform_device *port_pdev; int ret =3D -ENODEV; =20 mutex_lock(&cdev->lock); - port_pdev =3D __dfl_fpga_cdev_find_port(cdev, &port_id, - dfl_fpga_check_port_id); - if (!port_pdev) + pdata =3D __dfl_fpga_cdev_find_port_data(cdev, &port_id, + dfl_fpga_check_port_id); + if (!pdata) goto unlock_exit; =20 - if (!device_is_registered(&port_pdev->dev)) { + if (!device_is_registered(&pdata->dev->dev)) { ret =3D -EBUSY; goto put_dev_exit; } =20 - pdata =3D dev_get_platdata(&port_pdev->dev); - mutex_lock(&pdata->lock); ret =3D dfl_feature_dev_use_begin(pdata, true); mutex_unlock(&pdata->lock); if (ret) goto put_dev_exit; =20 - platform_device_del(port_pdev); + platform_device_del(pdata->dev); cdev->released_port_num++; put_dev_exit: - put_device(&port_pdev->dev); + put_device(&pdata->dev->dev); unlock_exit: mutex_unlock(&cdev->lock); return ret; @@ -1751,33 +1742,30 @@ EXPORT_SYMBOL_GPL(dfl_fpga_cdev_release_port); int dfl_fpga_cdev_assign_port(struct dfl_fpga_cdev *cdev, int port_id) { struct dfl_feature_platform_data *pdata; - struct platform_device *port_pdev; int ret =3D -ENODEV; =20 mutex_lock(&cdev->lock); - port_pdev =3D __dfl_fpga_cdev_find_port(cdev, &port_id, - dfl_fpga_check_port_id); - if (!port_pdev) + pdata =3D __dfl_fpga_cdev_find_port_data(cdev, &port_id, + dfl_fpga_check_port_id); + if (!pdata) goto unlock_exit; =20 - if (device_is_registered(&port_pdev->dev)) { + if (device_is_registered(&pdata->dev->dev)) { ret =3D -EBUSY; goto put_dev_exit; } =20 - ret =3D platform_device_add(port_pdev); + ret =3D platform_device_add(pdata->dev); if (ret) goto put_dev_exit; =20 - pdata =3D dev_get_platdata(&port_pdev->dev); - mutex_lock(&pdata->lock); dfl_feature_dev_use_end(pdata); mutex_unlock(&pdata->lock); =20 cdev->released_port_num--; put_dev_exit: - put_device(&port_pdev->dev); + put_device(&pdata->dev->dev); unlock_exit: mutex_unlock(&cdev->lock); return ret; @@ -1787,10 +1775,11 @@ EXPORT_SYMBOL_GPL(dfl_fpga_cdev_assign_port); static void config_port_access_mode(struct device *fme_dev, int port_id, bool is_vf) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(fme_dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(fme_dev, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_PORT_OFST(port_id)); =20 diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index 2285215f444e..8ef9f33e22c1 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -206,6 +206,8 @@ #define PORT_UINT_CAP_INT_NUM GENMASK_ULL(11, 0) /* Interrupts num */ #define PORT_UINT_CAP_FST_VECT GENMASK_ULL(23, 12) /* First Vector */ =20 +struct dfl_feature_platform_data; + /** * struct dfl_fpga_port_ops - port ops * @@ -219,15 +221,15 @@ struct dfl_fpga_port_ops { const char *name; struct module *owner; struct list_head node; - int (*get_id)(struct platform_device *pdev); - int (*enable_set)(struct platform_device *pdev, bool enable); + int (*get_id)(struct dfl_feature_platform_data *pdata); + int (*enable_set)(struct dfl_feature_platform_data *pdata, bool enable); }; =20 void dfl_fpga_port_ops_add(struct dfl_fpga_port_ops *ops); void dfl_fpga_port_ops_del(struct dfl_fpga_port_ops *ops); -struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct platform_device *pd= ev); +struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct dfl_feature_platfor= m_data *pdata); void dfl_fpga_port_ops_put(struct dfl_fpga_port_ops *ops); -int dfl_fpga_check_port_id(struct platform_device *pdev, void *pport_id); +int dfl_fpga_check_port_id(struct dfl_feature_platform_data *pdata, void *= pport_id); =20 /** * struct dfl_feature_id - dfl private feature id @@ -413,9 +415,8 @@ dfl_fpga_inode_to_feature_dev_data(struct inode *inode) (feature) < (pdata)->features + (pdata)->num; (feature)++) =20 static inline -struct dfl_feature *dfl_get_feature_by_id(struct device *dev, u16 id) +struct dfl_feature *dfl_get_feature_by_id(struct dfl_feature_platform_data= *pdata, u16 id) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); struct dfl_feature *feature; =20 dfl_fpga_dev_for_each_feature(pdata, feature) @@ -426,9 +427,9 @@ struct dfl_feature *dfl_get_feature_by_id(struct device= *dev, u16 id) } =20 static inline -void __iomem *dfl_get_feature_ioaddr_by_id(struct device *dev, u16 id) +void __iomem *dfl_get_feature_ioaddr_by_id(struct dfl_feature_platform_dat= a *pdata, u16 id) { - struct dfl_feature *feature =3D dfl_get_feature_by_id(dev, id); + struct dfl_feature *feature =3D dfl_get_feature_by_id(pdata, id); =20 if (feature && feature->ioaddr) return feature->ioaddr; @@ -527,21 +528,21 @@ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cde= v *cdev); * device returned by __dfl_fpga_cdev_find_port and dfl_fpga_cdev_find_port * functions. */ -struct platform_device * -__dfl_fpga_cdev_find_port(struct dfl_fpga_cdev *cdev, void *data, - int (*match)(struct platform_device *, void *)); +struct dfl_feature_platform_data * +__dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, + int (*match)(struct dfl_feature_platform_data *, void *)); =20 -static inline struct platform_device * -dfl_fpga_cdev_find_port(struct dfl_fpga_cdev *cdev, void *data, - int (*match)(struct platform_device *, void *)) +static inline struct dfl_feature_platform_data * +dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, + int (*match)(struct dfl_feature_platform_data *, void *)) { - struct platform_device *pdev; + struct dfl_feature_platform_data *pdata; =20 mutex_lock(&cdev->lock); - pdev =3D __dfl_fpga_cdev_find_port(cdev, data, match); + pdata =3D __dfl_fpga_cdev_find_port_data(cdev, data, match); mutex_unlock(&cdev->lock); =20 - return pdev; + return pdata; } =20 int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *cdev, int port_id); --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16FD374C14; Wed, 20 Nov 2024 01:11:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065103; cv=none; b=ANakz38nFLw1rh44EoBlOV/nwDcBdT2tJaAdGbfI8F/DsCPx68NQQ/XAW52yjsDcfBY2eR29wns6ApShax8BE1aGnE6BagdQCRAJfUgVUhWs56V2Ya6qyXvcjTFMhi7ijSRqr4x1UqsYTl5XcR901aP50coZfnl+DyCCsiihPmw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065103; c=relaxed/simple; bh=SzQ9MsCK3IvY/ogi6ri7XaGysw8Fenuk1opsDdO6OkI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=e2NjOtiTD+3dz7ckekWScNvq0kn7NXPSSn4SMBGqqQgPbU0sZHlv//W2hiVxKYdcHZkogGQ4opXQzMaeW/qbhAOyPqQmICKoVMmrN2nXAnM9VJpNZ2Xvk+noPv7j7Qwk196PXf/pY521oMN2QOdMBUwixtwK6UmnEHzskUta8s0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=PVCPe7Tx; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="PVCPe7Tx" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065102; x=1763601102; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=SzQ9MsCK3IvY/ogi6ri7XaGysw8Fenuk1opsDdO6OkI=; b=PVCPe7Txr4Xa/Z3UxdrM1nwaqkHqq8PNmD/2Pb/B5v7P9+9hJgzLiBiJ yInkwsnfSgqvlANWcRlY3/JGQ3wpdLWkzxhfkklTmIt0ghMWlXj8AybD4 +Ipt0rJNRGrH0+lxNZwRrCA40Olz6fmjBleZ5aB02e/LuzZweXd5bS9fV ZiAfxfeu/qZ4DxJ8RJkhLNEulIm2pnXSwgnMDTNlibW86oOPaozOgL6An PYDi8OBMk9c9MFdfAY/PdByyPkfygRBqce6cUaEcMN9cA1K37xzHVWbGy NadcNc5/Wbq/uARxWsUNwciq9FvOMO2vHcAl3AR6EChsMmNcRn6vbMXYO w==; X-CSE-ConnectionGUID: DRZN6iu4RDW4QvMuLeZ4tg== X-CSE-MsgGUID: F5nEUOcBQaSJL+IDjKN7/w== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612986" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612986" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 X-CSE-ConnectionGUID: ACgXJOB3S4Cud0dqmM8PQg== X-CSE-MsgGUID: LDUINnjVTGOdUxy3u2trtw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813581" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 06/18] fpga: dfl: factor out feature data creation from build_info_commit_dev() Date: Tue, 19 Nov 2024 20:10:22 -0500 Message-ID: <20241120011035.230574-7-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a separate function, binfo_create_feature_dev_data(), which allocates and populates the feature platform data, and call the function from build_info_commit_dev(), which registers the feature platform device. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - Replace ERR_PTR(PTR_ERR(feature->ioaddr) with feature->ioaddr and remove unneeded local variable ret. - Add missing commas in description. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl.c | 72 +++++++++++++++++++++++++--------------------- 1 file changed, 40 insertions(+), 32 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 4c79d433d216..56a32f5146a3 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -749,22 +749,18 @@ static void dfl_fpga_cdev_add_port_data(struct dfl_fp= ga_cdev *cdev, mutex_unlock(&cdev->lock); } =20 -/* - * register current feature device, it is called when we need to switch to - * another feature parsing or we have parsed all features on given device - * feature list. - */ -static int build_info_commit_dev(struct build_feature_devs_info *binfo) +static struct dfl_feature_platform_data * +binfo_create_feature_dev_data(struct build_feature_devs_info *binfo) { struct platform_device *fdev =3D binfo->feature_dev; struct dfl_feature_platform_data *pdata; struct dfl_feature_info *finfo, *p; enum dfl_id_type type; - int ret, index =3D 0, res_idx =3D 0; + int index =3D 0, res_idx =3D 0; =20 type =3D feature_dev_id_type(fdev); if (WARN_ON_ONCE(type >=3D DFL_ID_MAX)) - return -EINVAL; + return ERR_PTR(-EINVAL); =20 /* * we do not need to care for the memory which is associated with @@ -774,7 +770,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) */ pdata =3D kzalloc(struct_size(pdata, features, binfo->feature_num), GFP_K= ERNEL); if (!pdata) - return -ENOMEM; + return ERR_PTR(-ENOMEM); =20 pdata->dev =3D fdev; pdata->num =3D binfo->feature_num; @@ -799,7 +795,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) fdev->resource =3D kcalloc(binfo->feature_num, sizeof(*fdev->resource), GFP_KERNEL); if (!fdev->resource) - return -ENOMEM; + return ERR_PTR(-ENOMEM); =20 /* fill features and resource information for feature dev */ list_for_each_entry_safe(finfo, p, &binfo->sub_features, node) { @@ -818,7 +814,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) finfo->params, finfo->param_size, GFP_KERNEL); if (!feature->params) - return -ENOMEM; + return ERR_PTR(-ENOMEM); =20 feature->param_size =3D finfo->param_size; } @@ -835,7 +831,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) devm_ioremap_resource(binfo->dev, &finfo->mmio_res); if (IS_ERR(feature->ioaddr)) - return PTR_ERR(feature->ioaddr); + return feature->ioaddr; } else { feature->resource_index =3D res_idx; fdev->resource[res_idx++] =3D finfo->mmio_res; @@ -845,7 +841,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) ctx =3D devm_kcalloc(binfo->dev, finfo->nr_irqs, sizeof(*ctx), GFP_KERNEL); if (!ctx) - return -ENOMEM; + return ERR_PTR(-ENOMEM); =20 for (i =3D 0; i < finfo->nr_irqs; i++) ctx[i].irq =3D @@ -859,25 +855,7 @@ static int build_info_commit_dev(struct build_feature_= devs_info *binfo) kfree(finfo); } =20 - ret =3D platform_device_add(binfo->feature_dev); - if (!ret) { - if (type =3D=3D PORT_ID) - dfl_fpga_cdev_add_port_data(binfo->cdev, - pdata); - else - binfo->cdev->fme_dev =3D - get_device(&binfo->feature_dev->dev); - /* - * reset it to avoid build_info_free() freeing their resource. - * - * The resource of successfully registered feature devices - * will be freed by platform_device_unregister(). See the - * comments in build_info_create_dev(). - */ - binfo->feature_dev =3D NULL; - } - - return ret; + return pdata; } =20 static int @@ -912,6 +890,36 @@ build_info_create_dev(struct build_feature_devs_info *= binfo, return 0; } =20 +static int build_info_commit_dev(struct build_feature_devs_info *binfo) +{ + struct dfl_feature_platform_data *pdata; + int ret; + + pdata =3D binfo_create_feature_dev_data(binfo); + if (IS_ERR(pdata)) + return PTR_ERR(pdata); + + ret =3D platform_device_add(binfo->feature_dev); + if (ret) + return ret; + + if (feature_dev_id_type(binfo->feature_dev) =3D=3D PORT_ID) + dfl_fpga_cdev_add_port_data(binfo->cdev, pdata); + else + binfo->cdev->fme_dev =3D get_device(&binfo->feature_dev->dev); + + /* + * reset it to avoid build_info_free() freeing their resource. + * + * The resource of successfully registered feature devices + * will be freed by platform_device_unregister(). See the + * comments in build_info_create_dev(). + */ + binfo->feature_dev =3D NULL; + + return 0; +} + static void build_info_free(struct build_feature_devs_info *binfo) { struct dfl_feature_info *finfo, *p; --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA590136E3F; Wed, 20 Nov 2024 01:11:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065105; cv=none; b=JN49GNZKn9flcBK3Vrarj06+VCUlXIgK0XYUMnDk55BggAHJwngPJf9gS6QbR9sAo8RFydL4GPyLTncJuUVvLzhsXVwDs6E8yTmTxgKwqJf4qBLkNLV1Fv1p8I4cRend/0apOET70VBhBfIeP/+j1QzxlsgjONglrZzGN38Zmpo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065105; c=relaxed/simple; bh=+qOzLSCHJd7tXF9yo5Ne+RQwsxoXHW7bC+c9uHKX2Eg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Snmo2+G346bI30/3+Yvo4wInMehrW08jQLimdrArSyIyORPLwtB1eClBHyJYP5Z0gzzph2sTDu48apB7JhLRpV92fk53xVoraEJJa5qQPeZoh6mRBJ9Io8TkIZTjsJAzMgUjYQPzbkFY9nChLtWjZzsx8RbTYFsKM93wVK91bFg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=jfU6wh3d; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="jfU6wh3d" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065104; x=1763601104; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+qOzLSCHJd7tXF9yo5Ne+RQwsxoXHW7bC+c9uHKX2Eg=; b=jfU6wh3dW6rPrRAvRi0SiZyP599mt/wp4pVStd9MZLJBVFboz6hY4n5P L6Y93V5mm/ijtNjbEJ/z4a4xJw79SYvej03eUn5+AJnEykhJQ5mFvuL5M HAlCSnAG7Q44bhA1+zxYd9xFreJ3J5TZX7xEoK1JpYLQI7Q2gTZ3e6Yjk 4in6cwZ5Nq2KrWZ6wnD8Y8fw1BNfuGaFdsqTZchf9DhhhJE51ZbrOciVk sRjnZkR0WDq3OEHvEposAFov/Jky5NGCJF1yAFfrZ3GuXoMorueIVks8b /xgakIS45qOW25PDbj7wGjQEa2Cdl4Cqry85o46z/NuKTqxegbsWljQmr g==; X-CSE-ConnectionGUID: wCV2/x2/ToOJxWDULxSrkA== X-CSE-MsgGUID: /PG3HoAYTRK3lOb1HY+4CQ== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612992" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612992" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 X-CSE-ConnectionGUID: kyONYLrwQRuVk5XhGMwD8Q== X-CSE-MsgGUID: 7jbUSfgyQ8+EHV0l4YLPiw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813586" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 07/18] fpga: dfl: store FIU type in feature platform data Date: Tue, 19 Nov 2024 20:10:23 -0500 Message-ID: <20241120011035.230574-8-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Remove the local function feature_dev_id_type() in favor of persisting the FIU type in struct dfl_feature_platform_data. Add type to struct build_feature_devs_info and drop argument to build_info_create_dev(). Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - Revert change that converts is_feature_dev_detected() to use FIU type, which has been factored out into a separate patch. - Restore Christmas tree order of local variable declarations in binfo_create_feature_dev_data(). - Replace "favour" with "favor" in description. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl.c | 55 ++++++++++++++++++++++------------------------ drivers/fpga/dfl.h | 3 +++ 2 files changed, 29 insertions(+), 29 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 56a32f5146a3..86fcd3084b06 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -119,17 +119,6 @@ static void dfl_id_free(enum dfl_id_type type, int id) mutex_unlock(&dfl_id_mutex); } =20 -static enum dfl_id_type feature_dev_id_type(struct platform_device *pdev) -{ - int i; - - for (i =3D 0; i < ARRAY_SIZE(dfl_devs); i++) - if (!strcmp(dfl_devs[i].name, pdev->name)) - return i; - - return DFL_ID_MAX; -} - static enum dfl_id_type dfh_id_to_type(u16 id) { int i; @@ -379,7 +368,7 @@ dfl_dev_add(struct dfl_feature_platform_data *pdata, if (ret) goto put_dev; =20 - ddev->type =3D feature_dev_id_type(pdev); + ddev->type =3D pdata->type; ddev->feature_id =3D feature->id; ddev->revision =3D feature->revision; ddev->dfh_version =3D feature->dfh_version; @@ -693,6 +682,7 @@ EXPORT_SYMBOL_GPL(dfl_fpga_dev_ops_unregister); * @irq_table: Linux IRQ numbers for all irqs, indexed by local irq index = of * this device. * @feature_dev: current feature device. + * @type: the current FIU type. * @ioaddr: header register region address of current FIU in enumeration. * @start: register resource start of current FIU. * @len: max register resource length of current FIU. @@ -706,6 +696,7 @@ struct build_feature_devs_info { int *irq_table; =20 struct platform_device *feature_dev; + enum dfl_id_type type; void __iomem *ioaddr; resource_size_t start; resource_size_t len; @@ -754,11 +745,10 @@ binfo_create_feature_dev_data(struct build_feature_de= vs_info *binfo) { struct platform_device *fdev =3D binfo->feature_dev; struct dfl_feature_platform_data *pdata; + enum dfl_id_type type =3D binfo->type; struct dfl_feature_info *finfo, *p; - enum dfl_id_type type; int index =3D 0, res_idx =3D 0; =20 - type =3D feature_dev_id_type(fdev); if (WARN_ON_ONCE(type >=3D DFL_ID_MAX)) return ERR_PTR(-EINVAL); =20 @@ -773,6 +763,7 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) return ERR_PTR(-ENOMEM); =20 pdata->dev =3D fdev; + pdata->type =3D type; pdata->num =3D binfo->feature_num; pdata->dfl_cdev =3D binfo->cdev; pdata->id =3D FEATURE_DEV_ID_UNUSED; @@ -859,14 +850,11 @@ binfo_create_feature_dev_data(struct build_feature_de= vs_info *binfo) } =20 static int -build_info_create_dev(struct build_feature_devs_info *binfo, - enum dfl_id_type type) +build_info_create_dev(struct build_feature_devs_info *binfo) { + enum dfl_id_type type =3D binfo->type; struct platform_device *fdev; =20 - if (type >=3D DFL_ID_MAX) - return -EINVAL; - /* * we use -ENODEV as the initialization indicator which indicates * whether the id need to be reclaimed @@ -903,7 +891,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) if (ret) return ret; =20 - if (feature_dev_id_type(binfo->feature_dev) =3D=3D PORT_ID) + if (binfo->type =3D=3D PORT_ID) dfl_fpga_cdev_add_port_data(binfo->cdev, pdata); else binfo->cdev->fme_dev =3D get_device(&binfo->feature_dev->dev); @@ -917,6 +905,9 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) */ binfo->feature_dev =3D NULL; =20 + /* reset the binfo for next FIU */ + binfo->type =3D DFL_ID_MAX; + return 0; } =20 @@ -929,8 +920,7 @@ static void build_info_free(struct build_feature_devs_i= nfo *binfo) * build_info_create_dev() */ if (binfo->feature_dev && binfo->feature_dev->id >=3D 0) { - dfl_id_free(feature_dev_id_type(binfo->feature_dev), - binfo->feature_dev->id); + dfl_id_free(binfo->type, binfo->feature_dev->id); =20 list_for_each_entry_safe(finfo, p, &binfo->sub_features, node) { list_del(&finfo->node); @@ -1028,7 +1018,7 @@ static int parse_feature_irqs(struct build_feature_de= vs_info *binfo, * Instead, features with interrupt functionality provide * the information in feature specific registers. */ - type =3D feature_dev_id_type(binfo->feature_dev); + type =3D binfo->type; if (type =3D=3D PORT_ID) { switch (fid) { case PORT_FEATURE_ID_UINT: @@ -1230,7 +1220,7 @@ static int parse_feature_afu(struct build_feature_dev= s_info *binfo, return -EINVAL; } =20 - switch (feature_dev_id_type(binfo->feature_dev)) { + switch (binfo->type) { case PORT_ID: return parse_feature_port_afu(binfo, ofst); default: @@ -1276,6 +1266,7 @@ static void build_info_complete(struct build_feature_= devs_info *binfo) static int parse_feature_fiu(struct build_feature_devs_info *binfo, resource_size_t ofst) { + enum dfl_id_type type; int ret =3D 0; u32 offset; u16 id; @@ -1297,8 +1288,14 @@ static int parse_feature_fiu(struct build_feature_de= vs_info *binfo, v =3D readq(binfo->ioaddr + DFH); id =3D FIELD_GET(DFH_ID, v); =20 + type =3D dfh_id_to_type(id); + if (type >=3D DFL_ID_MAX) + return -EINVAL; + + binfo->type =3D type; + /* create platform device for dfl feature dev */ - ret =3D build_info_create_dev(binfo, dfh_id_to_type(id)); + ret =3D build_info_create_dev(binfo); if (ret) return ret; =20 @@ -1518,13 +1515,13 @@ EXPORT_SYMBOL_GPL(dfl_fpga_enum_info_add_irq); =20 static int remove_feature_dev(struct device *dev, void *data) { + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); struct platform_device *pdev =3D to_platform_device(dev); - enum dfl_id_type type =3D feature_dev_id_type(pdev); int id =3D pdev->id; =20 platform_device_unregister(pdev); =20 - dfl_id_free(type, id); + dfl_id_free(pdata->type, id); =20 return 0; } @@ -1576,6 +1573,7 @@ dfl_fpga_feature_devs_enumerate(struct dfl_fpga_enum_= info *info) goto unregister_region_exit; } =20 + binfo->type =3D DFL_ID_MAX; binfo->dev =3D info->dev; binfo->cdev =3D cdev; =20 @@ -1628,8 +1626,7 @@ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cde= v *cdev) =20 /* remove released ports */ if (!device_is_registered(&port_dev->dev)) { - dfl_id_free(feature_dev_id_type(port_dev), - port_dev->id); + dfl_id_free(pdata->type, port_dev->id); platform_device_put(port_dev); } =20 diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index 8ef9f33e22c1..d3a8a8ef908b 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -17,6 +17,7 @@ #include #include #include +#include #include #include #include @@ -308,6 +309,7 @@ struct dfl_feature { * @lock: mutex to protect platform data. * @cdev: cdev of feature dev. * @dev: ptr to platform device linked with this platform data. + * @type: type of DFL FIU for the feature dev. See enum dfl_id_type. * @dfl_cdev: ptr to container device. * @id: id used for this feature device. * @disable_count: count for port disable. @@ -322,6 +324,7 @@ struct dfl_feature_platform_data { struct mutex lock; struct cdev cdev; struct platform_device *dev; + enum dfl_id_type type; struct dfl_fpga_cdev *dfl_cdev; int id; unsigned int disable_count; --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4B6E12AAE2; Wed, 20 Nov 2024 01:11:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065109; cv=none; b=pUjKuHm1jugQMroJUgRc4XH7XZIeHQkPH0DplaxPs9JsZV/dH7vet1knB/YoF4sUj2xWDxYhLi3JDoNW1cZb7izui9vzvjldC99dpC0P+K5oHZKwSHTavUJPCR/N9XwCfTRz1V+6Ud33nLVetvu/OK2e7knDGgE6udGvFYAjC30= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065109; c=relaxed/simple; bh=sNXXHqFchWNC6mrepd6nnWUfIEKr0naD0G0YbJ0UoD0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=F+yKChmjEOjere0JxnBdb4UEe1tNT7zV6KttfevL6kViHC8588h1y6jo88FY4omzpDhmOdfoL4FBDcDBPDWRF7Uif0g6NDIF0H+oWTjWMgjg7EfBPL2Z8FsqgRjqfl/Fsy30w3pcl6jpZiRBk2n8z2c1RfszEZFEn4ZPj7ot4gg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=VjZTN+ld; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="VjZTN+ld" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065103; x=1763601103; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=sNXXHqFchWNC6mrepd6nnWUfIEKr0naD0G0YbJ0UoD0=; b=VjZTN+ldJhut/8Kdj5c5lZM4UU+zosoMh5b5Z2GiAnFuFAu9IPkotzmu EkFM6Q3S/iSRmyqL1WKd8zkDyOehYwB5xEv88MrSehvysLYkR93fHLPAF Oweje8Y7getB8az2hy7AmU2FMSkQzSZOJacT+4mQac3p1Bu3o/M6YYGy9 opAPjnsRm9uCRO6Yu++z6butZvvvGUgOwEILnQ9yGMoB1QDRAqq1FExiE 86kjluUNncgG0vpP+lXr7r+qkd916wdcrtsbpSv679rW4hV8lvFOykuLr M60V/jxbcUPic7LJLchVyg/6H/Izw5RGL92VpmUGqbXYuVhtC0KiTIGuM A==; X-CSE-ConnectionGUID: cvZ/lFPxReuWue4/78fY/Q== X-CSE-MsgGUID: 89XRslJZSmqoXsH6eURwrw== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612994" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612994" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 X-CSE-ConnectionGUID: 0aAiJBoHQtKQmyPHgECdYg== X-CSE-MsgGUID: Vk9apZwNTG6m40mzlZK0/Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813589" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:39 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 08/18] fpga: dfl: refactor internal DFL APIs to take/return feature device data Date: Tue, 19 Nov 2024 20:10:24 -0500 Message-ID: <20241120011035.230574-9-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This change prepares a subsequent commit which factors out the DFL enumeration info from the structure dfl_feature_platform_data into a new structure dfl_feature_dev_data, whose lifetime is independent of the feature device which will be destroyed during port release. Add an alias dfl_feature_dev_data for dfl_feature_platform_data, and an alias to_dfl_feature_dev_data() for dev_get_platdata(), and refactor internal DFL APIs to take/return dfl_feature_dev_data instead. The aliases will be replaced with implementations in a subsequent commit. This change does not introduce any functional changes. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - Add "pdata" -> "fdata" substitution when looping over ports in dfl_fpga_feature_devs_remove(). This is now needed since the last patch of the v3 series has been broken up into many smaller patches, which retain and successively modify the loop until its final removal in the new, significantly smaller last patch. - Replace "infos" with "info" in description. - Replace "may be destroyed" with "will be destroyed" (during port release) in description. - Replace generic "functions" with "internal DFL APIs" in description. Changes since v2: - New patch extracted from monolithic v1 patch. --- drivers/fpga/dfl-afu-dma-region.c | 110 ++++++------ drivers/fpga/dfl-afu-error.c | 60 +++---- drivers/fpga/dfl-afu-main.c | 276 +++++++++++++++--------------- drivers/fpga/dfl-afu-region.c | 48 +++--- drivers/fpga/dfl-afu.h | 26 +-- drivers/fpga/dfl-fme-br.c | 22 +-- drivers/fpga/dfl-fme-error.c | 102 +++++------ drivers/fpga/dfl-fme-main.c | 98 +++++------ drivers/fpga/dfl-fme-pr.c | 84 ++++----- drivers/fpga/dfl.c | 182 ++++++++++---------- drivers/fpga/dfl.h | 77 +++++---- 11 files changed, 544 insertions(+), 541 deletions(-) diff --git a/drivers/fpga/dfl-afu-dma-region.c b/drivers/fpga/dfl-afu-dma-r= egion.c index 814191e623e1..5aa7b8884374 100644 --- a/drivers/fpga/dfl-afu-dma-region.c +++ b/drivers/fpga/dfl-afu-dma-region.c @@ -16,26 +16,26 @@ =20 #include "dfl-afu.h" =20 -void afu_dma_region_init(struct dfl_feature_platform_data *pdata) +void afu_dma_region_init(struct dfl_feature_dev_data *fdata) { - struct dfl_afu *afu =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_afu *afu =3D dfl_fpga_fdata_get_private(fdata); =20 afu->dma_regions =3D RB_ROOT; } =20 /** * afu_dma_pin_pages - pin pages of given dma memory region - * @pdata: feature device platform data + * @fdata: feature dev data * @region: dma memory region to be pinned * * Pin all the pages of given dfl_afu_dma_region. * Return 0 for success or negative error code. */ -static int afu_dma_pin_pages(struct dfl_feature_platform_data *pdata, +static int afu_dma_pin_pages(struct dfl_feature_dev_data *fdata, struct dfl_afu_dma_region *region) { int npages =3D region->length >> PAGE_SHIFT; - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; int ret, pinned; =20 ret =3D account_locked_vm(current->mm, npages, true); @@ -73,17 +73,17 @@ static int afu_dma_pin_pages(struct dfl_feature_platfor= m_data *pdata, =20 /** * afu_dma_unpin_pages - unpin pages of given dma memory region - * @pdata: feature device platform data + * @fdata: feature dev data * @region: dma memory region to be unpinned * * Unpin all the pages of given dfl_afu_dma_region. * Return 0 for success or negative error code. */ -static void afu_dma_unpin_pages(struct dfl_feature_platform_data *pdata, +static void afu_dma_unpin_pages(struct dfl_feature_dev_data *fdata, struct dfl_afu_dma_region *region) { long npages =3D region->length >> PAGE_SHIFT; - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; =20 unpin_user_pages(region->pages, npages); kfree(region->pages); @@ -133,20 +133,20 @@ static bool dma_region_check_iova(struct dfl_afu_dma_= region *region, =20 /** * afu_dma_region_add - add given dma region to rbtree - * @pdata: feature device platform data + * @fdata: feature dev data * @region: dma region to be added * * Return 0 for success, -EEXIST if dma region has already been added. * - * Needs to be called with pdata->lock heold. + * Needs to be called with fdata->lock held. */ -static int afu_dma_region_add(struct dfl_feature_platform_data *pdata, +static int afu_dma_region_add(struct dfl_feature_dev_data *fdata, struct dfl_afu_dma_region *region) { - struct dfl_afu *afu =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_afu *afu =3D dfl_fpga_fdata_get_private(fdata); struct rb_node **new, *parent =3D NULL; =20 - dev_dbg(&pdata->dev->dev, "add region (iova =3D %llx)\n", + dev_dbg(&fdata->dev->dev, "add region (iova =3D %llx)\n", (unsigned long long)region->iova); =20 new =3D &afu->dma_regions.rb_node; @@ -177,50 +177,50 @@ static int afu_dma_region_add(struct dfl_feature_plat= form_data *pdata, =20 /** * afu_dma_region_remove - remove given dma region from rbtree - * @pdata: feature device platform data + * @fdata: feature dev data * @region: dma region to be removed * - * Needs to be called with pdata->lock heold. + * Needs to be called with fdata->lock held. */ -static void afu_dma_region_remove(struct dfl_feature_platform_data *pdata, +static void afu_dma_region_remove(struct dfl_feature_dev_data *fdata, struct dfl_afu_dma_region *region) { struct dfl_afu *afu; =20 - dev_dbg(&pdata->dev->dev, "del region (iova =3D %llx)\n", + dev_dbg(&fdata->dev->dev, "del region (iova =3D %llx)\n", (unsigned long long)region->iova); =20 - afu =3D dfl_fpga_pdata_get_private(pdata); + afu =3D dfl_fpga_fdata_get_private(fdata); rb_erase(®ion->node, &afu->dma_regions); } =20 /** * afu_dma_region_destroy - destroy all regions in rbtree - * @pdata: feature device platform data + * @fdata: feature dev data * - * Needs to be called with pdata->lock heold. + * Needs to be called with fdata->lock held. */ -void afu_dma_region_destroy(struct dfl_feature_platform_data *pdata) +void afu_dma_region_destroy(struct dfl_feature_dev_data *fdata) { - struct dfl_afu *afu =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_afu *afu =3D dfl_fpga_fdata_get_private(fdata); struct rb_node *node =3D rb_first(&afu->dma_regions); struct dfl_afu_dma_region *region; =20 while (node) { region =3D container_of(node, struct dfl_afu_dma_region, node); =20 - dev_dbg(&pdata->dev->dev, "del region (iova =3D %llx)\n", + dev_dbg(&fdata->dev->dev, "del region (iova =3D %llx)\n", (unsigned long long)region->iova); =20 rb_erase(node, &afu->dma_regions); =20 if (region->iova) - dma_unmap_page(dfl_fpga_pdata_to_parent(pdata), + dma_unmap_page(dfl_fpga_fdata_to_parent(fdata), region->iova, region->length, DMA_BIDIRECTIONAL); =20 if (region->pages) - afu_dma_unpin_pages(pdata, region); + afu_dma_unpin_pages(fdata, region); =20 node =3D rb_next(node); kfree(region); @@ -229,7 +229,7 @@ void afu_dma_region_destroy(struct dfl_feature_platform= _data *pdata) =20 /** * afu_dma_region_find - find the dma region from rbtree based on iova and= size - * @pdata: feature device platform data + * @fdata: feature dev data * @iova: address of the dma memory area * @size: size of the dma memory area * @@ -239,14 +239,14 @@ void afu_dma_region_destroy(struct dfl_feature_platfo= rm_data *pdata) * [@iova, @iova+size) * If nothing is matched returns NULL. * - * Needs to be called with pdata->lock held. + * Needs to be called with fdata->lock held. */ struct dfl_afu_dma_region * -afu_dma_region_find(struct dfl_feature_platform_data *pdata, u64 iova, u64= size) +afu_dma_region_find(struct dfl_feature_dev_data *fdata, u64 iova, u64 size) { - struct dfl_afu *afu =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_afu *afu =3D dfl_fpga_fdata_get_private(fdata); struct rb_node *node =3D afu->dma_regions.rb_node; - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; =20 while (node) { struct dfl_afu_dma_region *region; @@ -276,20 +276,20 @@ afu_dma_region_find(struct dfl_feature_platform_data = *pdata, u64 iova, u64 size) =20 /** * afu_dma_region_find_iova - find the dma region from rbtree by iova - * @pdata: feature device platform data + * @fdata: feature dev data * @iova: address of the dma region * - * Needs to be called with pdata->lock held. + * Needs to be called with fdata->lock held. */ static struct dfl_afu_dma_region * -afu_dma_region_find_iova(struct dfl_feature_platform_data *pdata, u64 iova) +afu_dma_region_find_iova(struct dfl_feature_dev_data *fdata, u64 iova) { - return afu_dma_region_find(pdata, iova, 0); + return afu_dma_region_find(fdata, iova, 0); } =20 /** * afu_dma_map_region - map memory region for dma - * @pdata: feature device platform data + * @fdata: feature dev data * @user_addr: address of the memory region * @length: size of the memory region * @iova: pointer of iova address @@ -298,10 +298,10 @@ afu_dma_region_find_iova(struct dfl_feature_platform_= data *pdata, u64 iova) * of the memory region via @iova. * Return 0 for success, otherwise error code. */ -int afu_dma_map_region(struct dfl_feature_platform_data *pdata, +int afu_dma_map_region(struct dfl_feature_dev_data *fdata, u64 user_addr, u64 length, u64 *iova) { - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; struct dfl_afu_dma_region *region; int ret; =20 @@ -324,7 +324,7 @@ int afu_dma_map_region(struct dfl_feature_platform_data= *pdata, region->length =3D length; =20 /* Pin the user memory region */ - ret =3D afu_dma_pin_pages(pdata, region); + ret =3D afu_dma_pin_pages(fdata, region); if (ret) { dev_err(dev, "failed to pin memory region\n"); goto free_region; @@ -338,11 +338,11 @@ int afu_dma_map_region(struct dfl_feature_platform_da= ta *pdata, } =20 /* As pages are continuous then start to do DMA mapping */ - region->iova =3D dma_map_page(dfl_fpga_pdata_to_parent(pdata), + region->iova =3D dma_map_page(dfl_fpga_fdata_to_parent(fdata), region->pages[0], 0, region->length, DMA_BIDIRECTIONAL); - if (dma_mapping_error(dfl_fpga_pdata_to_parent(pdata), region->iova)) { + if (dma_mapping_error(dfl_fpga_fdata_to_parent(fdata), region->iova)) { dev_err(dev, "failed to map for dma\n"); ret =3D -EFAULT; goto unpin_pages; @@ -350,9 +350,9 @@ int afu_dma_map_region(struct dfl_feature_platform_data= *pdata, =20 *iova =3D region->iova; =20 - mutex_lock(&pdata->lock); - ret =3D afu_dma_region_add(pdata, region); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + ret =3D afu_dma_region_add(fdata, region); + mutex_unlock(&fdata->lock); if (ret) { dev_err(dev, "failed to add dma region\n"); goto unmap_dma; @@ -361,10 +361,10 @@ int afu_dma_map_region(struct dfl_feature_platform_da= ta *pdata, return 0; =20 unmap_dma: - dma_unmap_page(dfl_fpga_pdata_to_parent(pdata), + dma_unmap_page(dfl_fpga_fdata_to_parent(fdata), region->iova, region->length, DMA_BIDIRECTIONAL); unpin_pages: - afu_dma_unpin_pages(pdata, region); + afu_dma_unpin_pages(fdata, region); free_region: kfree(region); return ret; @@ -372,34 +372,34 @@ int afu_dma_map_region(struct dfl_feature_platform_da= ta *pdata, =20 /** * afu_dma_unmap_region - unmap dma memory region - * @pdata: feature device platform data + * @fdata: feature dev data * @iova: dma address of the region * * Unmap dma memory region based on @iova. * Return 0 for success, otherwise error code. */ -int afu_dma_unmap_region(struct dfl_feature_platform_data *pdata, u64 iova) +int afu_dma_unmap_region(struct dfl_feature_dev_data *fdata, u64 iova) { struct dfl_afu_dma_region *region; =20 - mutex_lock(&pdata->lock); - region =3D afu_dma_region_find_iova(pdata, iova); + mutex_lock(&fdata->lock); + region =3D afu_dma_region_find_iova(fdata, iova); if (!region) { - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return -EINVAL; } =20 if (region->in_use) { - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return -EBUSY; } =20 - afu_dma_region_remove(pdata, region); - mutex_unlock(&pdata->lock); + afu_dma_region_remove(fdata, region); + mutex_unlock(&fdata->lock); =20 - dma_unmap_page(dfl_fpga_pdata_to_parent(pdata), + dma_unmap_page(dfl_fpga_fdata_to_parent(fdata), region->iova, region->length, DMA_BIDIRECTIONAL); - afu_dma_unpin_pages(pdata, region); + afu_dma_unpin_pages(fdata, region); kfree(region); =20 return 0; diff --git a/drivers/fpga/dfl-afu-error.c b/drivers/fpga/dfl-afu-error.c index ad6ea19faaa0..0f392d1f6d45 100644 --- a/drivers/fpga/dfl-afu-error.c +++ b/drivers/fpga/dfl-afu-error.c @@ -28,36 +28,36 @@ #define ERROR_MASK GENMASK_ULL(63, 0) =20 /* mask or unmask port errors by the error mask register. */ -static void __afu_port_err_mask(struct dfl_feature_platform_data *pdata, b= ool mask) +static void __afu_port_err_mask(struct dfl_feature_dev_data *fdata, bool m= ask) { void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_ERROR); =20 writeq(mask ? ERROR_MASK : 0, base + PORT_ERROR_MASK); } =20 static void afu_port_err_mask(struct device *dev, bool mask) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); =20 - mutex_lock(&pdata->lock); - __afu_port_err_mask(pdata, mask); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + __afu_port_err_mask(fdata, mask); + mutex_unlock(&fdata->lock); } =20 /* clear port errors. */ static int afu_port_err_clear(struct device *dev, u64 err) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base_err, *base_hdr; int enable_ret =3D 0, ret =3D -EBUSY; u64 v; =20 - base_err =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); - base_hdr =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base_err =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_ERROR); + base_hdr =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); =20 /* * clear Port Errors @@ -79,12 +79,12 @@ static int afu_port_err_clear(struct device *dev, u64 e= rr) } =20 /* Halt Port by keeping Port in reset */ - ret =3D __afu_port_disable(pdata); + ret =3D __afu_port_disable(fdata); if (ret) goto done; =20 /* Mask all errors */ - __afu_port_err_mask(pdata, true); + __afu_port_err_mask(fdata, true); =20 /* Clear errors if err input matches with current port errors.*/ v =3D readq(base_err + PORT_ERROR); @@ -101,28 +101,28 @@ static int afu_port_err_clear(struct device *dev, u64= err) } =20 /* Clear mask */ - __afu_port_err_mask(pdata, false); + __afu_port_err_mask(fdata, false); =20 /* Enable the Port by clearing the reset */ - enable_ret =3D __afu_port_enable(pdata); + enable_ret =3D __afu_port_enable(fdata); =20 done: - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return enable_ret ? enable_ret : ret; } =20 static ssize_t errors_show(struct device *dev, struct device_attribute *at= tr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 error; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_ERROR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); error =3D readq(base + PORT_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)error); } @@ -145,15 +145,15 @@ static DEVICE_ATTR_RW(errors); static ssize_t first_error_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 error; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_ERROR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); error =3D readq(base + PORT_FIRST_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)error); } @@ -163,16 +163,16 @@ static ssize_t first_malformed_req_show(struct device= *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 req0, req1; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_ERROR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_ERROR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); req0 =3D readq(base + PORT_MALFORMED_REQ0); req1 =3D readq(base + PORT_MALFORMED_REQ1); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%016llx%016llx\n", (unsigned long long)req1, (unsigned long long)req0); @@ -189,15 +189,15 @@ static struct attribute *port_err_attrs[] =3D { static umode_t port_err_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { - struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); + struct dfl_feature_dev_data *fdata; =20 - pdata =3D dev_get_platdata(dev); + fdata =3D to_dfl_feature_dev_data(dev); /* * sysfs entries are visible only if related private feature is * enumerated. */ - if (!dfl_get_feature_by_id(pdata, PORT_FEATURE_ID_ERROR)) + if (!dfl_get_feature_by_id(fdata, PORT_FEATURE_ID_ERROR)) return 0; =20 return attr->mode; diff --git a/drivers/fpga/dfl-afu-main.c b/drivers/fpga/dfl-afu-main.c index c86d01f49633..2049dadf2ee2 100644 --- a/drivers/fpga/dfl-afu-main.c +++ b/drivers/fpga/dfl-afu-main.c @@ -26,7 +26,7 @@ =20 /** * __afu_port_enable - enable a port by clear reset - * @pdata: feature device platform data + * @fdata: port feature dev data. * * Enable Port by clear the port soft reset bit, which is set by default. * The AFU is unable to respond to any MMIO access while in reset. @@ -35,17 +35,17 @@ * * The caller needs to hold lock for protection. */ -int __afu_port_enable(struct dfl_feature_platform_data *pdata) +int __afu_port_enable(struct dfl_feature_dev_data *fdata) { void __iomem *base; u64 v; =20 - WARN_ON(!pdata->disable_count); + WARN_ON(!fdata->disable_count); =20 - if (--pdata->disable_count !=3D 0) + if (--fdata->disable_count !=3D 0) return 0; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 /* Clear port soft reset */ v =3D readq(base + PORT_HDR_CTRL); @@ -59,7 +59,7 @@ int __afu_port_enable(struct dfl_feature_platform_data *p= data) if (readq_poll_timeout(base + PORT_HDR_CTRL, v, !(v & PORT_CTRL_SFTRST_ACK), RST_POLL_INVL, RST_POLL_TIMEOUT)) { - dev_err(pdata->dfl_cdev->parent, + dev_err(fdata->dfl_cdev->parent, "timeout, failure to enable device\n"); return -ETIMEDOUT; } @@ -69,21 +69,21 @@ int __afu_port_enable(struct dfl_feature_platform_data = *pdata) =20 /** * __afu_port_disable - disable a port by hold reset - * @pdata: feature device platform data + * @fdata: port feature dev data. * * Disable Port by setting the port soft reset bit, it puts the port into = reset. * * The caller needs to hold lock for protection. */ -int __afu_port_disable(struct dfl_feature_platform_data *pdata) +int __afu_port_disable(struct dfl_feature_dev_data *fdata) { void __iomem *base; u64 v; =20 - if (pdata->disable_count++ !=3D 0) + if (fdata->disable_count++ !=3D 0) return 0; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 /* Set port soft reset */ v =3D readq(base + PORT_HDR_CTRL); @@ -98,7 +98,7 @@ int __afu_port_disable(struct dfl_feature_platform_data *= pdata) if (readq_poll_timeout(base + PORT_HDR_CTRL, v, v & PORT_CTRL_SFTRST_ACK, RST_POLL_INVL, RST_POLL_TIMEOUT)) { - dev_err(pdata->dfl_cdev->parent, + dev_err(fdata->dfl_cdev->parent, "timeout, failure to disable device\n"); return -ETIMEDOUT; } @@ -118,34 +118,34 @@ int __afu_port_disable(struct dfl_feature_platform_da= ta *pdata) * (disabled). Any attempts on MMIO access to AFU while in reset, will * result errors reported via port error reporting sub feature (if present= ). */ -static int __port_reset(struct dfl_feature_platform_data *pdata) +static int __port_reset(struct dfl_feature_dev_data *fdata) { int ret; =20 - ret =3D __afu_port_disable(pdata); + ret =3D __afu_port_disable(fdata); if (ret) return ret; =20 - return __afu_port_enable(pdata); + return __afu_port_enable(fdata); } =20 static int port_reset(struct platform_device *pdev) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); int ret; =20 - mutex_lock(&pdata->lock); - ret =3D __port_reset(pdata); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + ret =3D __port_reset(fdata); + mutex_unlock(&fdata->lock); =20 return ret; } =20 -static int port_get_id(struct dfl_feature_platform_data *pdata) +static int port_get_id(struct dfl_feature_dev_data *fdata) { void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 return FIELD_GET(PORT_CAP_PORT_NUM, readq(base + PORT_HDR_CAP)); } @@ -153,8 +153,8 @@ static int port_get_id(struct dfl_feature_platform_data= *pdata) static ssize_t id_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); - int id =3D port_get_id(pdata); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); + int id =3D port_get_id(fdata); =20 return scnprintf(buf, PAGE_SIZE, "%d\n", id); } @@ -163,15 +163,15 @@ static DEVICE_ATTR_RO(id); static ssize_t ltr_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + PORT_HDR_CTRL); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "%x\n", (u8)FIELD_GET(PORT_CTRL_LATENCY, v)); } @@ -180,7 +180,7 @@ static ssize_t ltr_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; bool ltr; u64 v; @@ -188,14 +188,14 @@ ltr_store(struct device *dev, struct device_attribute= *attr, if (kstrtobool(buf, <r)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + PORT_HDR_CTRL); v &=3D ~PORT_CTRL_LATENCY; v |=3D FIELD_PREP(PORT_CTRL_LATENCY, ltr ? 1 : 0); writeq(v, base + PORT_HDR_CTRL); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return count; } @@ -204,15 +204,15 @@ static DEVICE_ATTR_RW(ltr); static ssize_t ap1_event_show(struct device *dev, struct device_attribute *attr, char *bu= f) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + PORT_HDR_STS); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "%x\n", (u8)FIELD_GET(PORT_STS_AP1_EVT, v)); } @@ -221,18 +221,18 @@ static ssize_t ap1_event_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; bool clear; =20 if (kstrtobool(buf, &clear) || !clear) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(PORT_STS_AP1_EVT, base + PORT_HDR_STS); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return count; } @@ -242,15 +242,15 @@ static ssize_t ap2_event_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + PORT_HDR_STS); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "%x\n", (u8)FIELD_GET(PORT_STS_AP2_EVT, v)); } @@ -259,18 +259,18 @@ static ssize_t ap2_event_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; bool clear; =20 if (kstrtobool(buf, &clear) || !clear) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(PORT_STS_AP2_EVT, base + PORT_HDR_STS); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return count; } @@ -279,15 +279,15 @@ static DEVICE_ATTR_RW(ap2_event); static ssize_t power_state_show(struct device *dev, struct device_attribute *attr, char *= buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + PORT_HDR_STS); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%x\n", (u8)FIELD_GET(PORT_STS_PWR_STATE, v)); } @@ -297,18 +297,18 @@ static ssize_t userclk_freqcmd_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); u64 userclk_freq_cmd; void __iomem *base; =20 if (kstrtou64(buf, 0, &userclk_freq_cmd)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(userclk_freq_cmd, base + PORT_HDR_USRCLK_CMD0); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return count; } @@ -318,18 +318,18 @@ static ssize_t userclk_freqcntrcmd_store(struct device *dev, struct device_attribute *att= r, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); u64 userclk_freqcntr_cmd; void __iomem *base; =20 if (kstrtou64(buf, 0, &userclk_freqcntr_cmd)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(userclk_freqcntr_cmd, base + PORT_HDR_USRCLK_CMD1); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return count; } @@ -339,15 +339,15 @@ static ssize_t userclk_freqsts_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); u64 userclk_freqsts; void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); userclk_freqsts =3D readq(base + PORT_HDR_USRCLK_STS0); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)userclk_freqsts); } @@ -357,15 +357,15 @@ static ssize_t userclk_freqcntrsts_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); u64 userclk_freqcntrsts; void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); userclk_freqcntrsts =3D readq(base + PORT_HDR_USRCLK_STS1); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)userclk_freqcntrsts); @@ -388,13 +388,13 @@ static struct attribute *port_hdr_attrs[] =3D { static umode_t port_hdr_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { - struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); + struct dfl_feature_dev_data *fdata; umode_t mode =3D attr->mode; void __iomem *base; =20 - pdata =3D dev_get_platdata(dev); - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_HEADER); + fdata =3D to_dfl_feature_dev_data(dev); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_HEADER); =20 if (dfl_feature_revision(base) > 0) { /* @@ -459,21 +459,21 @@ static const struct dfl_feature_ops port_hdr_ops =3D { static ssize_t afu_id_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 guidl, guidh; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, PORT_FEATURE_ID_AFU); + base =3D dfl_get_feature_ioaddr_by_id(fdata, PORT_FEATURE_ID_AFU); =20 - mutex_lock(&pdata->lock); - if (pdata->disable_count) { - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + if (fdata->disable_count) { + mutex_unlock(&fdata->lock); return -EBUSY; } =20 guidl =3D readq(base + GUID_L); guidh =3D readq(base + GUID_H); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return scnprintf(buf, PAGE_SIZE, "%016llx%016llx\n", guidh, guidl); } @@ -487,15 +487,15 @@ static struct attribute *port_afu_attrs[] =3D { static umode_t port_afu_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { - struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); + struct dfl_feature_dev_data *fdata; =20 - pdata =3D dev_get_platdata(dev); + fdata =3D to_dfl_feature_dev_data(dev); /* * sysfs entries are visible only if related private feature is * enumerated. */ - if (!dfl_get_feature_by_id(pdata, PORT_FEATURE_ID_AFU)) + if (!dfl_get_feature_by_id(fdata, PORT_FEATURE_ID_AFU)) return 0; =20 return attr->mode; @@ -509,10 +509,10 @@ static const struct attribute_group port_afu_group = =3D { static int port_afu_init(struct platform_device *pdev, struct dfl_feature *feature) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct resource *res =3D &pdev->resource[feature->resource_index]; =20 - return afu_mmio_region_add(pdata, + return afu_mmio_region_add(fdata, DFL_PORT_REGION_INDEX_AFU, resource_size(res), res->start, DFL_PORT_REGION_MMAP | DFL_PORT_REGION_READ | @@ -531,10 +531,10 @@ static const struct dfl_feature_ops port_afu_ops =3D { static int port_stp_init(struct platform_device *pdev, struct dfl_feature *feature) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct resource *res =3D &pdev->resource[feature->resource_index]; =20 - return afu_mmio_region_add(pdata, + return afu_mmio_region_add(fdata, DFL_PORT_REGION_INDEX_STP, resource_size(res), res->start, DFL_PORT_REGION_MMAP | DFL_PORT_REGION_READ | @@ -602,18 +602,18 @@ static struct dfl_feature_driver port_feature_drvs[] = =3D { =20 static int afu_open(struct inode *inode, struct file *filp) { - struct dfl_feature_platform_data *pdata =3D dfl_fpga_inode_to_feature_dev= _data(inode); - struct platform_device *fdev =3D pdata->dev; + struct dfl_feature_dev_data *fdata =3D dfl_fpga_inode_to_feature_dev_data= (inode); + struct platform_device *fdev =3D fdata->dev; int ret; =20 - mutex_lock(&pdata->lock); - ret =3D dfl_feature_dev_use_begin(pdata, filp->f_flags & O_EXCL); + mutex_lock(&fdata->lock); + ret =3D dfl_feature_dev_use_begin(fdata, filp->f_flags & O_EXCL); if (!ret) { dev_dbg(&fdev->dev, "Device File Opened %d Times\n", - dfl_feature_dev_use_count(pdata)); + dfl_feature_dev_use_count(fdata)); filp->private_data =3D fdev; } - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return ret; } @@ -621,29 +621,29 @@ static int afu_open(struct inode *inode, struct file = *filp) static int afu_release(struct inode *inode, struct file *filp) { struct platform_device *pdev =3D filp->private_data; - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; struct dfl_feature *feature; =20 dev_dbg(&pdev->dev, "Device File Release\n"); =20 - pdata =3D dev_get_platdata(&pdev->dev); + fdata =3D to_dfl_feature_dev_data(&pdev->dev); =20 - mutex_lock(&pdata->lock); - dfl_feature_dev_use_end(pdata); + mutex_lock(&fdata->lock); + dfl_feature_dev_use_end(fdata); =20 - if (!dfl_feature_dev_use_count(pdata)) { - dfl_fpga_dev_for_each_feature(pdata, feature) + if (!dfl_feature_dev_use_count(fdata)) { + dfl_fpga_dev_for_each_feature(fdata, feature) dfl_fpga_set_irq_triggers(feature, 0, feature->nr_irqs, NULL); - __port_reset(pdata); - afu_dma_region_destroy(pdata); + __port_reset(fdata); + afu_dma_region_destroy(fdata); } - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return 0; } =20 -static long afu_ioctl_check_extension(struct dfl_feature_platform_data *pd= ata, +static long afu_ioctl_check_extension(struct dfl_feature_dev_data *fdata, unsigned long arg) { /* No extension support for now */ @@ -651,7 +651,7 @@ static long afu_ioctl_check_extension(struct dfl_featur= e_platform_data *pdata, } =20 static long -afu_ioctl_get_info(struct dfl_feature_platform_data *pdata, void __user *a= rg) +afu_ioctl_get_info(struct dfl_feature_dev_data *fdata, void __user *arg) { struct dfl_fpga_port_info info; struct dfl_afu *afu; @@ -665,12 +665,12 @@ afu_ioctl_get_info(struct dfl_feature_platform_data *= pdata, void __user *arg) if (info.argsz < minsz) return -EINVAL; =20 - mutex_lock(&pdata->lock); - afu =3D dfl_fpga_pdata_get_private(pdata); + mutex_lock(&fdata->lock); + afu =3D dfl_fpga_fdata_get_private(fdata); info.flags =3D 0; info.num_regions =3D afu->num_regions; info.num_umsgs =3D afu->num_umsgs; - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 if (copy_to_user(arg, &info, sizeof(info))) return -EFAULT; @@ -678,7 +678,7 @@ afu_ioctl_get_info(struct dfl_feature_platform_data *pd= ata, void __user *arg) return 0; } =20 -static long afu_ioctl_get_region_info(struct dfl_feature_platform_data *pd= ata, +static long afu_ioctl_get_region_info(struct dfl_feature_dev_data *fdata, void __user *arg) { struct dfl_fpga_port_region_info rinfo; @@ -694,7 +694,7 @@ static long afu_ioctl_get_region_info(struct dfl_featur= e_platform_data *pdata, if (rinfo.argsz < minsz || rinfo.padding) return -EINVAL; =20 - ret =3D afu_mmio_region_get_by_index(pdata, rinfo.index, ®ion); + ret =3D afu_mmio_region_get_by_index(fdata, rinfo.index, ®ion); if (ret) return ret; =20 @@ -709,7 +709,7 @@ static long afu_ioctl_get_region_info(struct dfl_featur= e_platform_data *pdata, } =20 static long -afu_ioctl_dma_map(struct dfl_feature_platform_data *pdata, void __user *ar= g) +afu_ioctl_dma_map(struct dfl_feature_dev_data *fdata, void __user *arg) { struct dfl_fpga_port_dma_map map; unsigned long minsz; @@ -723,16 +723,16 @@ afu_ioctl_dma_map(struct dfl_feature_platform_data *p= data, void __user *arg) if (map.argsz < minsz || map.flags) return -EINVAL; =20 - ret =3D afu_dma_map_region(pdata, map.user_addr, map.length, &map.iova); + ret =3D afu_dma_map_region(fdata, map.user_addr, map.length, &map.iova); if (ret) return ret; =20 if (copy_to_user(arg, &map, sizeof(map))) { - afu_dma_unmap_region(pdata, map.iova); + afu_dma_unmap_region(fdata, map.iova); return -EFAULT; } =20 - dev_dbg(&pdata->dev->dev, "dma map: ua=3D%llx, len=3D%llx, iova=3D%llx\n", + dev_dbg(&fdata->dev->dev, "dma map: ua=3D%llx, len=3D%llx, iova=3D%llx\n", (unsigned long long)map.user_addr, (unsigned long long)map.length, (unsigned long long)map.iova); @@ -741,7 +741,7 @@ afu_ioctl_dma_map(struct dfl_feature_platform_data *pda= ta, void __user *arg) } =20 static long -afu_ioctl_dma_unmap(struct dfl_feature_platform_data *pdata, void __user *= arg) +afu_ioctl_dma_unmap(struct dfl_feature_dev_data *fdata, void __user *arg) { struct dfl_fpga_port_dma_unmap unmap; unsigned long minsz; @@ -754,33 +754,33 @@ afu_ioctl_dma_unmap(struct dfl_feature_platform_data = *pdata, void __user *arg) if (unmap.argsz < minsz || unmap.flags) return -EINVAL; =20 - return afu_dma_unmap_region(pdata, unmap.iova); + return afu_dma_unmap_region(fdata, unmap.iova); } =20 static long afu_ioctl(struct file *filp, unsigned int cmd, unsigned long a= rg) { struct platform_device *pdev =3D filp->private_data; - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; struct dfl_feature *f; long ret; =20 dev_dbg(&pdev->dev, "%s cmd 0x%x\n", __func__, cmd); =20 - pdata =3D dev_get_platdata(&pdev->dev); + fdata =3D to_dfl_feature_dev_data(&pdev->dev); =20 switch (cmd) { case DFL_FPGA_GET_API_VERSION: return DFL_FPGA_API_VERSION; case DFL_FPGA_CHECK_EXTENSION: - return afu_ioctl_check_extension(pdata, arg); + return afu_ioctl_check_extension(fdata, arg); case DFL_FPGA_PORT_GET_INFO: - return afu_ioctl_get_info(pdata, (void __user *)arg); + return afu_ioctl_get_info(fdata, (void __user *)arg); case DFL_FPGA_PORT_GET_REGION_INFO: - return afu_ioctl_get_region_info(pdata, (void __user *)arg); + return afu_ioctl_get_region_info(fdata, (void __user *)arg); case DFL_FPGA_PORT_DMA_MAP: - return afu_ioctl_dma_map(pdata, (void __user *)arg); + return afu_ioctl_dma_map(fdata, (void __user *)arg); case DFL_FPGA_PORT_DMA_UNMAP: - return afu_ioctl_dma_unmap(pdata, (void __user *)arg); + return afu_ioctl_dma_unmap(fdata, (void __user *)arg); default: /* * Let sub-feature's ioctl function to handle the cmd @@ -788,7 +788,7 @@ static long afu_ioctl(struct file *filp, unsigned int c= md, unsigned long arg) * handled in this sub feature, and returns 0 and other * error code if cmd is handled. */ - dfl_fpga_dev_for_each_feature(pdata, f) + dfl_fpga_dev_for_each_feature(fdata, f) if (f->ops && f->ops->ioctl) { ret =3D f->ops->ioctl(pdev, f, cmd, arg); if (ret !=3D -ENODEV) @@ -808,8 +808,8 @@ static const struct vm_operations_struct afu_vma_ops = =3D { static int afu_mmap(struct file *filp, struct vm_area_struct *vma) { struct platform_device *pdev =3D filp->private_data; - struct dfl_feature_platform_data *pdata; u64 size =3D vma->vm_end - vma->vm_start; + struct dfl_feature_dev_data *fdata; struct dfl_afu_mmio_region region; u64 offset; int ret; @@ -817,10 +817,10 @@ static int afu_mmap(struct file *filp, struct vm_area= _struct *vma) if (!(vma->vm_flags & VM_SHARED)) return -EINVAL; =20 - pdata =3D dev_get_platdata(&pdev->dev); + fdata =3D to_dfl_feature_dev_data(&pdev->dev); =20 offset =3D vma->vm_pgoff << PAGE_SHIFT; - ret =3D afu_mmio_region_get_by_offset(pdata, offset, size, ®ion); + ret =3D afu_mmio_region_get_by_offset(fdata, offset, size, ®ion); if (ret) return ret; =20 @@ -854,45 +854,45 @@ static const struct file_operations afu_fops =3D { =20 static int afu_dev_init(struct platform_device *pdev) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct dfl_afu *afu; =20 afu =3D devm_kzalloc(&pdev->dev, sizeof(*afu), GFP_KERNEL); if (!afu) return -ENOMEM; =20 - mutex_lock(&pdata->lock); - dfl_fpga_pdata_set_private(pdata, afu); - afu_mmio_region_init(pdata); - afu_dma_region_init(pdata); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + dfl_fpga_fdata_set_private(fdata, afu); + afu_mmio_region_init(fdata); + afu_dma_region_init(fdata); + mutex_unlock(&fdata->lock); =20 return 0; } =20 static int afu_dev_destroy(struct platform_device *pdev) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); =20 - mutex_lock(&pdata->lock); - afu_mmio_region_destroy(pdata); - afu_dma_region_destroy(pdata); - dfl_fpga_pdata_set_private(pdata, NULL); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + afu_mmio_region_destroy(fdata); + afu_dma_region_destroy(fdata); + dfl_fpga_fdata_set_private(fdata, NULL); + mutex_unlock(&fdata->lock); =20 return 0; } =20 -static int port_enable_set(struct dfl_feature_platform_data *pdata, bool e= nable) +static int port_enable_set(struct dfl_feature_dev_data *fdata, bool enable) { int ret; =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); if (enable) - ret =3D __afu_port_enable(pdata); + ret =3D __afu_port_enable(fdata); else - ret =3D __afu_port_disable(pdata); - mutex_unlock(&pdata->lock); + ret =3D __afu_port_disable(fdata); + mutex_unlock(&fdata->lock); =20 return ret; } diff --git a/drivers/fpga/dfl-afu-region.c b/drivers/fpga/dfl-afu-region.c index 8f0e9485214a..b11a5b21e666 100644 --- a/drivers/fpga/dfl-afu-region.c +++ b/drivers/fpga/dfl-afu-region.c @@ -12,11 +12,11 @@ =20 /** * afu_mmio_region_init - init function for afu mmio region support - * @pdata: afu platform device's pdata. + * @fdata: afu feature dev data */ -void afu_mmio_region_init(struct dfl_feature_platform_data *pdata) +void afu_mmio_region_init(struct dfl_feature_dev_data *fdata) { - struct dfl_afu *afu =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_afu *afu =3D dfl_fpga_fdata_get_private(fdata); =20 INIT_LIST_HEAD(&afu->regions); } @@ -39,7 +39,7 @@ static struct dfl_afu_mmio_region *get_region_by_index(st= ruct dfl_afu *afu, /** * afu_mmio_region_add - add a mmio region to given feature dev. * - * @pdata: afu platform device's pdata. + * @fdata: afu feature dev data * @region_index: region index. * @region_size: region size. * @phys: region's physical address of this region. @@ -47,10 +47,10 @@ static struct dfl_afu_mmio_region *get_region_by_index(= struct dfl_afu *afu, * * Return: 0 on success, negative error code otherwise. */ -int afu_mmio_region_add(struct dfl_feature_platform_data *pdata, +int afu_mmio_region_add(struct dfl_feature_dev_data *fdata, u32 region_index, u64 region_size, u64 phys, u32 flags) { - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; struct dfl_afu_mmio_region *region; struct dfl_afu *afu; int ret =3D 0; @@ -64,13 +64,13 @@ int afu_mmio_region_add(struct dfl_feature_platform_dat= a *pdata, region->phys =3D phys; region->flags =3D flags; =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); =20 - afu =3D dfl_fpga_pdata_get_private(pdata); + afu =3D dfl_fpga_fdata_get_private(fdata); =20 /* check if @index already exists */ if (get_region_by_index(afu, region_index)) { - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); ret =3D -EEXIST; goto exit; } @@ -81,7 +81,7 @@ int afu_mmio_region_add(struct dfl_feature_platform_data = *pdata, =20 afu->region_cur_offset +=3D region_size; afu->num_regions++; - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return 0; =20 @@ -92,26 +92,26 @@ int afu_mmio_region_add(struct dfl_feature_platform_dat= a *pdata, =20 /** * afu_mmio_region_destroy - destroy all mmio regions under given feature = dev. - * @pdata: afu platform device's pdata. + * @fdata: afu feature dev data */ -void afu_mmio_region_destroy(struct dfl_feature_platform_data *pdata) +void afu_mmio_region_destroy(struct dfl_feature_dev_data *fdata) { - struct dfl_afu *afu =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_afu *afu =3D dfl_fpga_fdata_get_private(fdata); struct dfl_afu_mmio_region *tmp, *region; =20 list_for_each_entry_safe(region, tmp, &afu->regions, node) - devm_kfree(&pdata->dev->dev, region); + devm_kfree(&fdata->dev->dev, region); } =20 /** * afu_mmio_region_get_by_index - find an afu region by index. - * @pdata: afu platform device's pdata. + * @fdata: afu feature dev data * @region_index: region index. * @pregion: ptr to region for result. * * Return: 0 on success, negative error code otherwise. */ -int afu_mmio_region_get_by_index(struct dfl_feature_platform_data *pdata, +int afu_mmio_region_get_by_index(struct dfl_feature_dev_data *fdata, u32 region_index, struct dfl_afu_mmio_region *pregion) { @@ -119,8 +119,8 @@ int afu_mmio_region_get_by_index(struct dfl_feature_pla= tform_data *pdata, struct dfl_afu *afu; int ret =3D 0; =20 - mutex_lock(&pdata->lock); - afu =3D dfl_fpga_pdata_get_private(pdata); + mutex_lock(&fdata->lock); + afu =3D dfl_fpga_fdata_get_private(fdata); region =3D get_region_by_index(afu, region_index); if (!region) { ret =3D -EINVAL; @@ -128,14 +128,14 @@ int afu_mmio_region_get_by_index(struct dfl_feature_p= latform_data *pdata, } *pregion =3D *region; exit: - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return ret; } =20 /** * afu_mmio_region_get_by_offset - find an afu mmio region by offset and s= ize * - * @pdata: afu platform device's pdata. + * @fdata: afu feature dev data * @offset: region offset from start of the device fd. * @size: region size. * @pregion: ptr to region for result. @@ -145,7 +145,7 @@ int afu_mmio_region_get_by_index(struct dfl_feature_pla= tform_data *pdata, * * Return: 0 on success, negative error code otherwise. */ -int afu_mmio_region_get_by_offset(struct dfl_feature_platform_data *pdata, +int afu_mmio_region_get_by_offset(struct dfl_feature_dev_data *fdata, u64 offset, u64 size, struct dfl_afu_mmio_region *pregion) { @@ -153,8 +153,8 @@ int afu_mmio_region_get_by_offset(struct dfl_feature_pl= atform_data *pdata, struct dfl_afu *afu; int ret =3D 0; =20 - mutex_lock(&pdata->lock); - afu =3D dfl_fpga_pdata_get_private(pdata); + mutex_lock(&fdata->lock); + afu =3D dfl_fpga_fdata_get_private(fdata); for_each_region(region, afu) if (region->offset <=3D offset && region->offset + region->size >=3D offset + size) { @@ -163,6 +163,6 @@ int afu_mmio_region_get_by_offset(struct dfl_feature_pl= atform_data *pdata, } ret =3D -EINVAL; exit: - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return ret; } diff --git a/drivers/fpga/dfl-afu.h b/drivers/fpga/dfl-afu.h index 6d1e79240c70..03be4f0969c7 100644 --- a/drivers/fpga/dfl-afu.h +++ b/drivers/fpga/dfl-afu.h @@ -76,27 +76,27 @@ struct dfl_afu { struct rb_root dma_regions; }; =20 -/* hold pdata->lock when call __afu_port_enable/disable */ -int __afu_port_enable(struct dfl_feature_platform_data *pdata); -int __afu_port_disable(struct dfl_feature_platform_data *pdata); +/* hold fdata->lock when call __afu_port_enable/disable */ +int __afu_port_enable(struct dfl_feature_dev_data *fdata); +int __afu_port_disable(struct dfl_feature_dev_data *fdata); =20 -void afu_mmio_region_init(struct dfl_feature_platform_data *pdata); -int afu_mmio_region_add(struct dfl_feature_platform_data *pdata, +void afu_mmio_region_init(struct dfl_feature_dev_data *fdata); +int afu_mmio_region_add(struct dfl_feature_dev_data *fdata, u32 region_index, u64 region_size, u64 phys, u32 flags); -void afu_mmio_region_destroy(struct dfl_feature_platform_data *pdata); -int afu_mmio_region_get_by_index(struct dfl_feature_platform_data *pdata, +void afu_mmio_region_destroy(struct dfl_feature_dev_data *fdata); +int afu_mmio_region_get_by_index(struct dfl_feature_dev_data *fdata, u32 region_index, struct dfl_afu_mmio_region *pregion); -int afu_mmio_region_get_by_offset(struct dfl_feature_platform_data *pdata, +int afu_mmio_region_get_by_offset(struct dfl_feature_dev_data *fdata, u64 offset, u64 size, struct dfl_afu_mmio_region *pregion); -void afu_dma_region_init(struct dfl_feature_platform_data *pdata); -void afu_dma_region_destroy(struct dfl_feature_platform_data *pdata); -int afu_dma_map_region(struct dfl_feature_platform_data *pdata, +void afu_dma_region_init(struct dfl_feature_dev_data *fdata); +void afu_dma_region_destroy(struct dfl_feature_dev_data *fdata); +int afu_dma_map_region(struct dfl_feature_dev_data *fdata, u64 user_addr, u64 length, u64 *iova); -int afu_dma_unmap_region(struct dfl_feature_platform_data *pdata, u64 iova= ); +int afu_dma_unmap_region(struct dfl_feature_dev_data *fdata, u64 iova); struct dfl_afu_dma_region * -afu_dma_region_find(struct dfl_feature_platform_data *pdata, +afu_dma_region_find(struct dfl_feature_dev_data *fdata, u64 iova, u64 size); =20 extern const struct dfl_feature_ops port_err_ops; diff --git a/drivers/fpga/dfl-fme-br.c b/drivers/fpga/dfl-fme-br.c index c19ddb02a161..5c60a38ec76c 100644 --- a/drivers/fpga/dfl-fme-br.c +++ b/drivers/fpga/dfl-fme-br.c @@ -22,34 +22,34 @@ struct fme_br_priv { struct dfl_fme_br_pdata *pdata; struct dfl_fpga_port_ops *port_ops; - struct dfl_feature_platform_data *port_pdata; + struct dfl_feature_dev_data *port_fdata; }; =20 static int fme_bridge_enable_set(struct fpga_bridge *bridge, bool enable) { - struct dfl_feature_platform_data *port_pdata; struct fme_br_priv *priv =3D bridge->priv; + struct dfl_feature_dev_data *port_fdata; struct dfl_fpga_port_ops *ops; =20 - if (!priv->port_pdata) { - port_pdata =3D dfl_fpga_cdev_find_port_data(priv->pdata->cdev, + if (!priv->port_fdata) { + port_fdata =3D dfl_fpga_cdev_find_port_data(priv->pdata->cdev, &priv->pdata->port_id, dfl_fpga_check_port_id); - if (!port_pdata) + if (!port_fdata) return -ENODEV; =20 - priv->port_pdata =3D port_pdata; + priv->port_fdata =3D port_fdata; } =20 - if (priv->port_pdata && !priv->port_ops) { - ops =3D dfl_fpga_port_ops_get(priv->port_pdata); + if (priv->port_fdata && !priv->port_ops) { + ops =3D dfl_fpga_port_ops_get(priv->port_fdata); if (!ops || !ops->enable_set) return -ENOENT; =20 priv->port_ops =3D ops; } =20 - return priv->port_ops->enable_set(priv->port_pdata, enable); + return priv->port_ops->enable_set(priv->port_fdata, enable); } =20 static const struct fpga_bridge_ops fme_bridge_ops =3D { @@ -85,8 +85,8 @@ static void fme_br_remove(struct platform_device *pdev) =20 fpga_bridge_unregister(br); =20 - if (priv->port_pdata) - put_device(&priv->port_pdata->dev->dev); + if (priv->port_fdata) + put_device(&priv->port_fdata->dev->dev); if (priv->port_ops) dfl_fpga_port_ops_put(priv->port_ops); } diff --git a/drivers/fpga/dfl-fme-error.c b/drivers/fpga/dfl-fme-error.c index 39b8e3b450d7..f00d949efe69 100644 --- a/drivers/fpga/dfl-fme-error.c +++ b/drivers/fpga/dfl-fme-error.c @@ -42,15 +42,15 @@ static ssize_t pcie0_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); value =3D readq(base + PCIE0_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)value); } @@ -59,7 +59,7 @@ static ssize_t pcie0_errors_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; int ret =3D 0; u64 v, val; @@ -67,9 +67,9 @@ static ssize_t pcie0_errors_store(struct device *dev, if (kstrtou64(buf, 0, &val)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(GENMASK_ULL(63, 0), base + PCIE0_ERROR_MASK); =20 v =3D readq(base + PCIE0_ERROR); @@ -79,7 +79,7 @@ static ssize_t pcie0_errors_store(struct device *dev, ret =3D -EINVAL; =20 writeq(0ULL, base + PCIE0_ERROR_MASK); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return ret ? ret : count; } static DEVICE_ATTR_RW(pcie0_errors); @@ -87,15 +87,15 @@ static DEVICE_ATTR_RW(pcie0_errors); static ssize_t pcie1_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); value =3D readq(base + PCIE1_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)value); } @@ -104,7 +104,7 @@ static ssize_t pcie1_errors_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; int ret =3D 0; u64 v, val; @@ -112,9 +112,9 @@ static ssize_t pcie1_errors_store(struct device *dev, if (kstrtou64(buf, 0, &val)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(GENMASK_ULL(63, 0), base + PCIE1_ERROR_MASK); =20 v =3D readq(base + PCIE1_ERROR); @@ -124,7 +124,7 @@ static ssize_t pcie1_errors_store(struct device *dev, ret =3D -EINVAL; =20 writeq(0ULL, base + PCIE1_ERROR_MASK); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return ret ? ret : count; } static DEVICE_ATTR_RW(pcie1_errors); @@ -132,10 +132,10 @@ static DEVICE_ATTR_RW(pcie1_errors); static ssize_t nonfatal_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)readq(base + RAS_NONFAT_ERROR)); @@ -145,10 +145,10 @@ static DEVICE_ATTR_RO(nonfatal_errors); static ssize_t catfatal_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)readq(base + RAS_CATFAT_ERROR)); @@ -158,15 +158,15 @@ static DEVICE_ATTR_RO(catfatal_errors); static ssize_t inject_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + RAS_ERROR_INJECT); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)FIELD_GET(INJECT_ERROR_MASK, v)); @@ -176,7 +176,7 @@ static ssize_t inject_errors_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u8 inject_error; u64 v; @@ -187,14 +187,14 @@ static ssize_t inject_errors_store(struct device *dev, if (inject_error & ~INJECT_ERROR_MASK) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); v =3D readq(base + RAS_ERROR_INJECT); v &=3D ~INJECT_ERROR_MASK; v |=3D FIELD_PREP(INJECT_ERROR_MASK, inject_error); writeq(v, base + RAS_ERROR_INJECT); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return count; } @@ -203,15 +203,15 @@ static DEVICE_ATTR_RW(inject_errors); static ssize_t fme_errors_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); value =3D readq(base + FME_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)value); } @@ -220,7 +220,7 @@ static ssize_t fme_errors_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v, val; int ret =3D 0; @@ -228,9 +228,9 @@ static ssize_t fme_errors_store(struct device *dev, if (kstrtou64(buf, 0, &val)) return -EINVAL; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); writeq(GENMASK_ULL(63, 0), base + FME_ERROR_MASK); =20 v =3D readq(base + FME_ERROR); @@ -242,7 +242,7 @@ static ssize_t fme_errors_store(struct device *dev, /* Workaround: disable MBP_ERROR if feature revision is 0 */ writeq(dfl_feature_revision(base) ? 0ULL : MBP_ERROR, base + FME_ERROR_MASK); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return ret ? ret : count; } static DEVICE_ATTR_RW(fme_errors); @@ -250,15 +250,15 @@ static DEVICE_ATTR_RW(fme_errors); static ssize_t first_error_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); value =3D readq(base + FME_FIRST_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)value); } @@ -267,15 +267,15 @@ static DEVICE_ATTR_RO(first_error); static ssize_t next_error_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 value; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); value =3D readq(base + FME_NEXT_ERROR); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return sprintf(buf, "0x%llx\n", (unsigned long long)value); } @@ -296,15 +296,15 @@ static struct attribute *fme_global_err_attrs[] =3D { static umode_t fme_global_err_attrs_visible(struct kobject *kobj, struct attribute *attr, int n) { - struct dfl_feature_platform_data *pdata; struct device *dev =3D kobj_to_dev(kobj); + struct dfl_feature_dev_data *fdata; =20 - pdata =3D dev_get_platdata(dev); + fdata =3D to_dfl_feature_dev_data(dev); /* * sysfs entries are visible only if related private feature is * enumerated. */ - if (!dfl_get_feature_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR)) + if (!dfl_get_feature_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR)) return 0; =20 return attr->mode; @@ -318,12 +318,12 @@ const struct attribute_group fme_global_err_group =3D= { =20 static void fme_err_mask(struct device *dev, bool mask) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_GLOBAL_ERR); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_GLOBAL_ERR); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); =20 /* Workaround: keep MBP_ERROR always masked if revision is 0 */ if (dfl_feature_revision(base)) @@ -336,7 +336,7 @@ static void fme_err_mask(struct device *dev, bool mask) writeq(mask ? ERROR_MASK : 0, base + RAS_NONFAT_ERROR_MASK); writeq(mask ? ERROR_MASK : 0, base + RAS_CATFAT_ERROR_MASK); =20 - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); } =20 static int fme_global_err_init(struct platform_device *pdev, diff --git a/drivers/fpga/dfl-fme-main.c b/drivers/fpga/dfl-fme-main.c index 4964e15e910b..0c2f259c7025 100644 --- a/drivers/fpga/dfl-fme-main.c +++ b/drivers/fpga/dfl-fme-main.c @@ -28,11 +28,11 @@ static ssize_t ports_num_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -48,11 +48,11 @@ static DEVICE_ATTR_RO(ports_num); static ssize_t bitstream_id_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_BITSTREAM_ID); =20 @@ -67,11 +67,11 @@ static DEVICE_ATTR_RO(bitstream_id); static ssize_t bitstream_metadata_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_BITSTREAM_MD); =20 @@ -82,11 +82,11 @@ static DEVICE_ATTR_RO(bitstream_metadata); static ssize_t cache_size_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -98,11 +98,11 @@ static DEVICE_ATTR_RO(cache_size); static ssize_t fabric_version_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -114,11 +114,11 @@ static DEVICE_ATTR_RO(fabric_version); static ssize_t socket_id_show(struct device *dev, struct device_attribute *attr, char *buf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_CAP); =20 @@ -141,10 +141,10 @@ static const struct attribute_group fme_hdr_group =3D= { .attrs =3D fme_hdr_attrs, }; =20 -static long fme_hdr_ioctl_release_port(struct dfl_feature_platform_data *p= data, +static long fme_hdr_ioctl_release_port(struct dfl_feature_dev_data *fdata, unsigned long arg) { - struct dfl_fpga_cdev *cdev =3D pdata->dfl_cdev; + struct dfl_fpga_cdev *cdev =3D fdata->dfl_cdev; int port_id; =20 if (get_user(port_id, (int __user *)arg)) @@ -153,10 +153,10 @@ static long fme_hdr_ioctl_release_port(struct dfl_fea= ture_platform_data *pdata, return dfl_fpga_cdev_release_port(cdev, port_id); } =20 -static long fme_hdr_ioctl_assign_port(struct dfl_feature_platform_data *pd= ata, +static long fme_hdr_ioctl_assign_port(struct dfl_feature_dev_data *fdata, unsigned long arg) { - struct dfl_fpga_cdev *cdev =3D pdata->dfl_cdev; + struct dfl_fpga_cdev *cdev =3D fdata->dfl_cdev; int port_id; =20 if (get_user(port_id, (int __user *)arg)) @@ -169,13 +169,13 @@ static long fme_hdr_ioctl(struct platform_device *pde= v, struct dfl_feature *feature, unsigned int cmd, unsigned long arg) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); =20 switch (cmd) { case DFL_FPGA_FME_PORT_RELEASE: - return fme_hdr_ioctl_release_port(pdata, arg); + return fme_hdr_ioctl_release_port(fdata, arg); case DFL_FPGA_FME_PORT_ASSIGN: - return fme_hdr_ioctl_assign_port(pdata, arg); + return fme_hdr_ioctl_assign_port(fdata, arg); } =20 return -ENODEV; @@ -417,14 +417,14 @@ static int power_hwmon_read(struct device *dev, enum = hwmon_sensor_types type, static int power_hwmon_write(struct device *dev, enum hwmon_sensor_types t= ype, u32 attr, int channel, long val) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev->parent); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev->paren= t); struct dfl_feature *feature =3D dev_get_drvdata(dev); int ret =3D 0; u64 v; =20 val =3D clamp_val(val / MICRO, 0, PWR_THRESHOLD_MAX); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); =20 switch (attr) { case hwmon_power_max: @@ -444,7 +444,7 @@ static int power_hwmon_write(struct device *dev, enum h= wmon_sensor_types type, break; } =20 - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return ret; } @@ -595,7 +595,7 @@ static struct dfl_feature_driver fme_feature_drvs[] =3D= { }, }; =20 -static long fme_ioctl_check_extension(struct dfl_feature_platform_data *pd= ata, +static long fme_ioctl_check_extension(struct dfl_feature_dev_data *fdata, unsigned long arg) { /* No extension support for now */ @@ -604,46 +604,46 @@ static long fme_ioctl_check_extension(struct dfl_feat= ure_platform_data *pdata, =20 static int fme_open(struct inode *inode, struct file *filp) { - struct dfl_feature_platform_data *pdata =3D dfl_fpga_inode_to_feature_dev= _data(inode); - struct platform_device *fdev =3D pdata->dev; + struct dfl_feature_dev_data *fdata =3D dfl_fpga_inode_to_feature_dev_data= (inode); + struct platform_device *fdev =3D fdata->dev; int ret; =20 - mutex_lock(&pdata->lock); - ret =3D dfl_feature_dev_use_begin(pdata, filp->f_flags & O_EXCL); + mutex_lock(&fdata->lock); + ret =3D dfl_feature_dev_use_begin(fdata, filp->f_flags & O_EXCL); if (!ret) { dev_dbg(&fdev->dev, "Device File Opened %d Times\n", - dfl_feature_dev_use_count(pdata)); - filp->private_data =3D pdata; + dfl_feature_dev_use_count(fdata)); + filp->private_data =3D fdata; } - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return ret; } =20 static int fme_release(struct inode *inode, struct file *filp) { - struct dfl_feature_platform_data *pdata =3D filp->private_data; - struct platform_device *pdev =3D pdata->dev; + struct dfl_feature_dev_data *fdata =3D filp->private_data; + struct platform_device *pdev =3D fdata->dev; struct dfl_feature *feature; =20 dev_dbg(&pdev->dev, "Device File Release\n"); =20 - mutex_lock(&pdata->lock); - dfl_feature_dev_use_end(pdata); + mutex_lock(&fdata->lock); + dfl_feature_dev_use_end(fdata); =20 - if (!dfl_feature_dev_use_count(pdata)) - dfl_fpga_dev_for_each_feature(pdata, feature) + if (!dfl_feature_dev_use_count(fdata)) + dfl_fpga_dev_for_each_feature(fdata, feature) dfl_fpga_set_irq_triggers(feature, 0, feature->nr_irqs, NULL); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return 0; } =20 static long fme_ioctl(struct file *filp, unsigned int cmd, unsigned long a= rg) { - struct dfl_feature_platform_data *pdata =3D filp->private_data; - struct platform_device *pdev =3D pdata->dev; + struct dfl_feature_dev_data *fdata =3D filp->private_data; + struct platform_device *pdev =3D fdata->dev; struct dfl_feature *f; long ret; =20 @@ -653,7 +653,7 @@ static long fme_ioctl(struct file *filp, unsigned int c= md, unsigned long arg) case DFL_FPGA_GET_API_VERSION: return DFL_FPGA_API_VERSION; case DFL_FPGA_CHECK_EXTENSION: - return fme_ioctl_check_extension(pdata, arg); + return fme_ioctl_check_extension(fdata, arg); default: /* * Let sub-feature's ioctl function to handle the cmd. @@ -661,7 +661,7 @@ static long fme_ioctl(struct file *filp, unsigned int c= md, unsigned long arg) * handled in this sub feature, and returns 0 or other * error code if cmd is handled. */ - dfl_fpga_dev_for_each_feature(pdata, f) { + dfl_fpga_dev_for_each_feature(fdata, f) { if (f->ops && f->ops->ioctl) { ret =3D f->ops->ioctl(pdev, f, cmd, arg); if (ret !=3D -ENODEV) @@ -675,27 +675,27 @@ static long fme_ioctl(struct file *filp, unsigned int= cmd, unsigned long arg) =20 static int fme_dev_init(struct platform_device *pdev) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct dfl_fme *fme; =20 fme =3D devm_kzalloc(&pdev->dev, sizeof(*fme), GFP_KERNEL); if (!fme) return -ENOMEM; =20 - mutex_lock(&pdata->lock); - dfl_fpga_pdata_set_private(pdata, fme); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + dfl_fpga_fdata_set_private(fdata, fme); + mutex_unlock(&fdata->lock); =20 return 0; } =20 static void fme_dev_destroy(struct platform_device *pdev) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); =20 - mutex_lock(&pdata->lock); - dfl_fpga_pdata_set_private(pdata, NULL); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + dfl_fpga_fdata_set_private(fdata, NULL); + mutex_unlock(&fdata->lock); } =20 static const struct file_operations fme_fops =3D { diff --git a/drivers/fpga/dfl-fme-pr.c b/drivers/fpga/dfl-fme-pr.c index 97fc0e402edf..b878b260af38 100644 --- a/drivers/fpga/dfl-fme-pr.c +++ b/drivers/fpga/dfl-fme-pr.c @@ -65,7 +65,7 @@ static struct fpga_region *dfl_fme_region_find(struct dfl= _fme *fme, int port_id) =20 static int fme_pr(struct platform_device *pdev, unsigned long arg) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); void __user *argp =3D (void __user *)arg; struct dfl_fpga_fme_port_pr port_pr; struct fpga_image_info *info; @@ -87,7 +87,7 @@ static int fme_pr(struct platform_device *pdev, unsigned = long arg) return -EINVAL; =20 /* get fme header region */ - fme_hdr =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + fme_hdr =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 /* check port id */ v =3D readq(fme_hdr + FME_HDR_CAP); @@ -122,8 +122,8 @@ static int fme_pr(struct platform_device *pdev, unsigne= d long arg) =20 info->flags |=3D FPGA_MGR_PARTIAL_RECONFIG; =20 - mutex_lock(&pdata->lock); - fme =3D dfl_fpga_pdata_get_private(pdata); + mutex_lock(&fdata->lock); + fme =3D dfl_fpga_fdata_get_private(fdata); /* fme device has been unregistered. */ if (!fme) { ret =3D -EINVAL; @@ -155,7 +155,7 @@ static int fme_pr(struct platform_device *pdev, unsigne= d long arg) =20 put_device(®ion->dev); unlock_exit: - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); free_exit: vfree(buf); return ret; @@ -163,16 +163,16 @@ static int fme_pr(struct platform_device *pdev, unsig= ned long arg) =20 /** * dfl_fme_create_mgr - create fpga mgr platform device as child device + * @fdata: fme feature dev data * @feature: sub feature info - * @pdata: fme platform_device's pdata * * Return: mgr platform device if successful, and error code otherwise. */ static struct platform_device * -dfl_fme_create_mgr(struct dfl_feature_platform_data *pdata, +dfl_fme_create_mgr(struct dfl_feature_dev_data *fdata, struct dfl_feature *feature) { - struct platform_device *mgr, *fme =3D pdata->dev; + struct platform_device *mgr, *fme =3D fdata->dev; struct dfl_fme_mgr_pdata mgr_pdata; int ret =3D -ENOMEM; =20 @@ -208,11 +208,11 @@ dfl_fme_create_mgr(struct dfl_feature_platform_data *= pdata, =20 /** * dfl_fme_destroy_mgr - destroy fpga mgr platform device - * @pdata: fme platform device's pdata + * @fdata: fme feature dev data */ -static void dfl_fme_destroy_mgr(struct dfl_feature_platform_data *pdata) +static void dfl_fme_destroy_mgr(struct dfl_feature_dev_data *fdata) { - struct dfl_fme *priv =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_fme *priv =3D dfl_fpga_fdata_get_private(fdata); =20 platform_device_unregister(priv->mgr); } @@ -220,15 +220,15 @@ static void dfl_fme_destroy_mgr(struct dfl_feature_pl= atform_data *pdata) /** * dfl_fme_create_bridge - create fme fpga bridge platform device as child * - * @pdata: fme platform device's pdata + * @fdata: fme feature dev data * @port_id: port id for the bridge to be created. * * Return: bridge platform device if successful, and error code otherwise. */ static struct dfl_fme_bridge * -dfl_fme_create_bridge(struct dfl_feature_platform_data *pdata, int port_id) +dfl_fme_create_bridge(struct dfl_feature_dev_data *fdata, int port_id) { - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; struct dfl_fme_br_pdata br_pdata; struct dfl_fme_bridge *fme_br; int ret =3D -ENOMEM; @@ -237,7 +237,7 @@ dfl_fme_create_bridge(struct dfl_feature_platform_data = *pdata, int port_id) if (!fme_br) return ERR_PTR(ret); =20 - br_pdata.cdev =3D pdata->dfl_cdev; + br_pdata.cdev =3D fdata->dfl_cdev; br_pdata.port_id =3D port_id; =20 fme_br->br =3D platform_device_alloc(DFL_FPGA_FME_BRIDGE, @@ -273,11 +273,11 @@ static void dfl_fme_destroy_bridge(struct dfl_fme_bri= dge *fme_br) =20 /** * dfl_fme_destroy_bridges - destroy all fpga bridge platform device - * @pdata: fme platform device's pdata + * @fdata: fme feature dev data */ -static void dfl_fme_destroy_bridges(struct dfl_feature_platform_data *pdat= a) +static void dfl_fme_destroy_bridges(struct dfl_feature_dev_data *fdata) { - struct dfl_fme *priv =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_fme *priv =3D dfl_fpga_fdata_get_private(fdata); struct dfl_fme_bridge *fbridge, *tmp; =20 list_for_each_entry_safe(fbridge, tmp, &priv->bridge_list, node) { @@ -289,7 +289,7 @@ static void dfl_fme_destroy_bridges(struct dfl_feature_= platform_data *pdata) /** * dfl_fme_create_region - create fpga region platform device as child * - * @pdata: fme platform device's pdata + * @fdata: fme feature dev data * @mgr: mgr platform device needed for region * @br: br platform device needed for region * @port_id: port id @@ -297,12 +297,12 @@ static void dfl_fme_destroy_bridges(struct dfl_featur= e_platform_data *pdata) * Return: fme region if successful, and error code otherwise. */ static struct dfl_fme_region * -dfl_fme_create_region(struct dfl_feature_platform_data *pdata, +dfl_fme_create_region(struct dfl_feature_dev_data *fdata, struct platform_device *mgr, struct platform_device *br, int port_id) { struct dfl_fme_region_pdata region_pdata; - struct device *dev =3D &pdata->dev->dev; + struct device *dev =3D &fdata->dev->dev; struct dfl_fme_region *fme_region; int ret =3D -ENOMEM; =20 @@ -352,11 +352,11 @@ static void dfl_fme_destroy_region(struct dfl_fme_reg= ion *fme_region) =20 /** * dfl_fme_destroy_regions - destroy all fme regions - * @pdata: fme platform device's pdata + * @fdata: fme feature dev data */ -static void dfl_fme_destroy_regions(struct dfl_feature_platform_data *pdat= a) +static void dfl_fme_destroy_regions(struct dfl_feature_dev_data *fdata) { - struct dfl_fme *priv =3D dfl_fpga_pdata_get_private(pdata); + struct dfl_fme *priv =3D dfl_fpga_fdata_get_private(fdata); struct dfl_fme_region *fme_region, *tmp; =20 list_for_each_entry_safe(fme_region, tmp, &priv->region_list, node) { @@ -368,7 +368,7 @@ static void dfl_fme_destroy_regions(struct dfl_feature_= platform_data *pdata) static int pr_mgmt_init(struct platform_device *pdev, struct dfl_feature *feature) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct dfl_fme_region *fme_region; struct dfl_fme_bridge *fme_br; struct platform_device *mgr; @@ -377,17 +377,17 @@ static int pr_mgmt_init(struct platform_device *pdev, int ret =3D -ENODEV, i =3D 0; u64 fme_cap, port_offset; =20 - fme_hdr =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + fme_hdr =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 - mutex_lock(&pdata->lock); - priv =3D dfl_fpga_pdata_get_private(pdata); + mutex_lock(&fdata->lock); + priv =3D dfl_fpga_fdata_get_private(fdata); =20 /* Initialize the region and bridge sub device list */ INIT_LIST_HEAD(&priv->region_list); INIT_LIST_HEAD(&priv->bridge_list); =20 /* Create fpga mgr platform device */ - mgr =3D dfl_fme_create_mgr(pdata, feature); + mgr =3D dfl_fme_create_mgr(fdata, feature); if (IS_ERR(mgr)) { dev_err(&pdev->dev, "fail to create fpga mgr pdev\n"); goto unlock; @@ -403,7 +403,7 @@ static int pr_mgmt_init(struct platform_device *pdev, continue; =20 /* Create bridge for each port */ - fme_br =3D dfl_fme_create_bridge(pdata, i); + fme_br =3D dfl_fme_create_bridge(fdata, i); if (IS_ERR(fme_br)) { ret =3D PTR_ERR(fme_br); goto destroy_region; @@ -412,7 +412,7 @@ static int pr_mgmt_init(struct platform_device *pdev, list_add(&fme_br->node, &priv->bridge_list); =20 /* Create region for each port */ - fme_region =3D dfl_fme_create_region(pdata, mgr, + fme_region =3D dfl_fme_create_region(fdata, mgr, fme_br->br, i); if (IS_ERR(fme_region)) { ret =3D PTR_ERR(fme_region); @@ -421,30 +421,30 @@ static int pr_mgmt_init(struct platform_device *pdev, =20 list_add(&fme_region->node, &priv->region_list); } - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 return 0; =20 destroy_region: - dfl_fme_destroy_regions(pdata); - dfl_fme_destroy_bridges(pdata); - dfl_fme_destroy_mgr(pdata); + dfl_fme_destroy_regions(fdata); + dfl_fme_destroy_bridges(fdata); + dfl_fme_destroy_mgr(fdata); unlock: - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); return ret; } =20 static void pr_mgmt_uinit(struct platform_device *pdev, struct dfl_feature *feature) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); =20 - dfl_fme_destroy_regions(pdata); - dfl_fme_destroy_bridges(pdata); - dfl_fme_destroy_mgr(pdata); - mutex_unlock(&pdata->lock); + dfl_fme_destroy_regions(fdata); + dfl_fme_destroy_bridges(fdata); + dfl_fme_destroy_mgr(fdata); + mutex_unlock(&fdata->lock); } =20 static long fme_pr_ioctl(struct platform_device *pdev, diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 86fcd3084b06..e8488a771337 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -150,7 +150,7 @@ static LIST_HEAD(dfl_port_ops_list); * * Please note that must dfl_fpga_port_ops_put after use the port_ops. */ -struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct dfl_feature_platfor= m_data *pdata) +struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct dfl_feature_dev_dat= a *fdata) { struct dfl_fpga_port_ops *ops =3D NULL; =20 @@ -160,7 +160,7 @@ struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct = dfl_feature_platform_data =20 list_for_each_entry(ops, &dfl_port_ops_list, node) { /* match port_ops using the name of platform device */ - if (!strcmp(pdata->dev->name, ops->name)) { + if (!strcmp(fdata->dev->name, ops->name)) { if (!try_module_get(ops->owner)) ops =3D NULL; goto done; @@ -216,21 +216,21 @@ EXPORT_SYMBOL_GPL(dfl_fpga_port_ops_del); * * Return: 1 if port device matches with given port id, otherwise 0. */ -int dfl_fpga_check_port_id(struct dfl_feature_platform_data *pdata, void *= pport_id) +int dfl_fpga_check_port_id(struct dfl_feature_dev_data *fdata, void *pport= _id) { struct dfl_fpga_port_ops *port_ops; =20 - if (pdata->id !=3D FEATURE_DEV_ID_UNUSED) - return pdata->id =3D=3D *(int *)pport_id; + if (fdata->id !=3D FEATURE_DEV_ID_UNUSED) + return fdata->id =3D=3D *(int *)pport_id; =20 - port_ops =3D dfl_fpga_port_ops_get(pdata); + port_ops =3D dfl_fpga_port_ops_get(fdata); if (!port_ops || !port_ops->get_id) return 0; =20 - pdata->id =3D port_ops->get_id(pdata); + fdata->id =3D port_ops->get_id(fdata); dfl_fpga_port_ops_put(port_ops); =20 - return pdata->id =3D=3D *(int *)pport_id; + return fdata->id =3D=3D *(int *)pport_id; } EXPORT_SYMBOL_GPL(dfl_fpga_check_port_id); =20 @@ -339,10 +339,10 @@ static void release_dfl_dev(struct device *dev) } =20 static struct dfl_device * -dfl_dev_add(struct dfl_feature_platform_data *pdata, +dfl_dev_add(struct dfl_feature_dev_data *fdata, struct dfl_feature *feature) { - struct platform_device *pdev =3D pdata->dev; + struct platform_device *pdev =3D fdata->dev; struct resource *parent_res; struct dfl_device *ddev; int id, i, ret; @@ -368,11 +368,11 @@ dfl_dev_add(struct dfl_feature_platform_data *pdata, if (ret) goto put_dev; =20 - ddev->type =3D pdata->type; + ddev->type =3D fdata->type; ddev->feature_id =3D feature->id; ddev->revision =3D feature->revision; ddev->dfh_version =3D feature->dfh_version; - ddev->cdev =3D pdata->dfl_cdev; + ddev->cdev =3D fdata->dfl_cdev; if (feature->param_size) { ddev->params =3D kmemdup(feature->params, feature->param_size, GFP_KERNE= L); if (!ddev->params) { @@ -423,11 +423,11 @@ dfl_dev_add(struct dfl_feature_platform_data *pdata, return ERR_PTR(ret); } =20 -static void dfl_devs_remove(struct dfl_feature_platform_data *pdata) +static void dfl_devs_remove(struct dfl_feature_dev_data *fdata) { struct dfl_feature *feature; =20 - dfl_fpga_dev_for_each_feature(pdata, feature) { + dfl_fpga_dev_for_each_feature(fdata, feature) { if (feature->ddev) { device_unregister(&feature->ddev->dev); feature->ddev =3D NULL; @@ -435,13 +435,13 @@ static void dfl_devs_remove(struct dfl_feature_platfo= rm_data *pdata) } } =20 -static int dfl_devs_add(struct dfl_feature_platform_data *pdata) +static int dfl_devs_add(struct dfl_feature_dev_data *fdata) { struct dfl_feature *feature; struct dfl_device *ddev; int ret; =20 - dfl_fpga_dev_for_each_feature(pdata, feature) { + dfl_fpga_dev_for_each_feature(fdata, feature) { if (feature->ioaddr) continue; =20 @@ -450,7 +450,7 @@ static int dfl_devs_add(struct dfl_feature_platform_dat= a *pdata) goto err; } =20 - ddev =3D dfl_dev_add(pdata, feature); + ddev =3D dfl_dev_add(fdata, feature); if (IS_ERR(ddev)) { ret =3D PTR_ERR(ddev); goto err; @@ -462,7 +462,7 @@ static int dfl_devs_add(struct dfl_feature_platform_dat= a *pdata) return 0; =20 err: - dfl_devs_remove(pdata); + dfl_devs_remove(fdata); return ret; } =20 @@ -492,12 +492,12 @@ EXPORT_SYMBOL(dfl_driver_unregister); */ void dfl_fpga_dev_feature_uinit(struct platform_device *pdev) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct dfl_feature *feature; =20 - dfl_devs_remove(pdata); + dfl_devs_remove(fdata); =20 - dfl_fpga_dev_for_each_feature(pdata, feature) { + dfl_fpga_dev_for_each_feature(fdata, feature) { if (feature->ops) { if (feature->ops->uinit) feature->ops->uinit(pdev, feature); @@ -566,13 +566,13 @@ static bool dfl_feature_drv_match(struct dfl_feature = *feature, int dfl_fpga_dev_feature_init(struct platform_device *pdev, struct dfl_feature_driver *feature_drvs) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct dfl_feature_driver *drv =3D feature_drvs; struct dfl_feature *feature; int ret; =20 while (drv->ops) { - dfl_fpga_dev_for_each_feature(pdata, feature) { + dfl_fpga_dev_for_each_feature(fdata, feature) { if (dfl_feature_drv_match(feature, drv)) { ret =3D dfl_feature_instance_init(pdev, feature, drv); if (ret) @@ -582,7 +582,7 @@ int dfl_fpga_dev_feature_init(struct platform_device *p= dev, drv++; } =20 - ret =3D dfl_devs_add(pdata); + ret =3D dfl_devs_add(fdata); if (ret) goto exit; =20 @@ -732,21 +732,21 @@ struct dfl_feature_info { }; =20 static void dfl_fpga_cdev_add_port_data(struct dfl_fpga_cdev *cdev, - struct dfl_feature_platform_data *pdata) + struct dfl_feature_dev_data *fdata) { mutex_lock(&cdev->lock); - list_add(&pdata->node, &cdev->port_dev_list); - get_device(&pdata->dev->dev); + list_add(&fdata->node, &cdev->port_dev_list); + get_device(&fdata->dev->dev); mutex_unlock(&cdev->lock); } =20 -static struct dfl_feature_platform_data * +static struct dfl_feature_dev_data * binfo_create_feature_dev_data(struct build_feature_devs_info *binfo) { struct platform_device *fdev =3D binfo->feature_dev; - struct dfl_feature_platform_data *pdata; enum dfl_id_type type =3D binfo->type; struct dfl_feature_info *finfo, *p; + struct dfl_feature_dev_data *fdata; int index =3D 0, res_idx =3D 0; =20 if (WARN_ON_ONCE(type >=3D DFL_ID_MAX)) @@ -758,17 +758,17 @@ binfo_create_feature_dev_data(struct build_feature_de= vs_info *binfo) * it will be automatically freed by device's release() callback, * platform_device_release(). */ - pdata =3D kzalloc(struct_size(pdata, features, binfo->feature_num), GFP_K= ERNEL); - if (!pdata) + fdata =3D kzalloc(struct_size(fdata, features, binfo->feature_num), GFP_K= ERNEL); + if (!fdata) return ERR_PTR(-ENOMEM); =20 - pdata->dev =3D fdev; - pdata->type =3D type; - pdata->num =3D binfo->feature_num; - pdata->dfl_cdev =3D binfo->cdev; - pdata->id =3D FEATURE_DEV_ID_UNUSED; - mutex_init(&pdata->lock); - lockdep_set_class_and_name(&pdata->lock, &dfl_pdata_keys[type], + fdata->dev =3D fdev; + fdata->type =3D type; + fdata->num =3D binfo->feature_num; + fdata->dfl_cdev =3D binfo->cdev; + fdata->id =3D FEATURE_DEV_ID_UNUSED; + mutex_init(&fdata->lock); + lockdep_set_class_and_name(&fdata->lock, &dfl_pdata_keys[type], dfl_pdata_key_strings[type]); =20 /* @@ -777,9 +777,9 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) * works properly for port device. * and it should always be 0 for fme device. */ - WARN_ON(pdata->disable_count); + WARN_ON(fdata->disable_count); =20 - fdev->dev.platform_data =3D pdata; + fdev->dev.platform_data =3D fdata; =20 /* each sub feature has one MMIO resource */ fdev->num_resources =3D binfo->feature_num; @@ -790,7 +790,7 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) =20 /* fill features and resource information for feature dev */ list_for_each_entry_safe(finfo, p, &binfo->sub_features, node) { - struct dfl_feature *feature =3D &pdata->features[index++]; + struct dfl_feature *feature =3D &fdata->features[index++]; struct dfl_feature_irq_ctx *ctx; unsigned int i; =20 @@ -846,7 +846,7 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) kfree(finfo); } =20 - return pdata; + return fdata; } =20 static int @@ -880,19 +880,19 @@ build_info_create_dev(struct build_feature_devs_info = *binfo) =20 static int build_info_commit_dev(struct build_feature_devs_info *binfo) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; int ret; =20 - pdata =3D binfo_create_feature_dev_data(binfo); - if (IS_ERR(pdata)) - return PTR_ERR(pdata); + fdata =3D binfo_create_feature_dev_data(binfo); + if (IS_ERR(fdata)) + return PTR_ERR(fdata); =20 ret =3D platform_device_add(binfo->feature_dev); if (ret) return ret; =20 if (binfo->type =3D=3D PORT_ID) - dfl_fpga_cdev_add_port_data(binfo->cdev, pdata); + dfl_fpga_cdev_add_port_data(binfo->cdev, fdata); else binfo->cdev->fme_dev =3D get_device(&binfo->feature_dev->dev); =20 @@ -1515,13 +1515,13 @@ EXPORT_SYMBOL_GPL(dfl_fpga_enum_info_add_irq); =20 static int remove_feature_dev(struct device *dev, void *data) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); struct platform_device *pdev =3D to_platform_device(dev); int id =3D pdev->id; =20 platform_device_unregister(pdev); =20 - dfl_id_free(pdata->type, id); + dfl_id_free(fdata->type, id); =20 return 0; } @@ -1615,22 +1615,22 @@ EXPORT_SYMBOL_GPL(dfl_fpga_feature_devs_enumerate); */ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cdev *cdev) { - struct dfl_feature_platform_data *pdata, *ptmp; + struct dfl_feature_dev_data *fdata, *ptmp; =20 mutex_lock(&cdev->lock); if (cdev->fme_dev) put_device(cdev->fme_dev); =20 - list_for_each_entry_safe(pdata, ptmp, &cdev->port_dev_list, node) { - struct platform_device *port_dev =3D pdata->dev; + list_for_each_entry_safe(fdata, ptmp, &cdev->port_dev_list, node) { + struct platform_device *port_dev =3D fdata->dev; =20 /* remove released ports */ if (!device_is_registered(&port_dev->dev)) { - dfl_id_free(pdata->type, port_dev->id); + dfl_id_free(fdata->type, port_dev->id); platform_device_put(port_dev); } =20 - list_del(&pdata->node); + list_del(&fdata->node); put_device(&port_dev->dev); } mutex_unlock(&cdev->lock); @@ -1656,15 +1656,15 @@ EXPORT_SYMBOL_GPL(dfl_fpga_feature_devs_remove); * * NOTE: you will need to drop the device reference with put_device() afte= r use. */ -struct dfl_feature_platform_data * +struct dfl_feature_dev_data * __dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, - int (*match)(struct dfl_feature_platform_data *, void *)) + int (*match)(struct dfl_feature_dev_data *, void *)) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; =20 - list_for_each_entry(pdata, &cdev->port_dev_list, node) { - if (match(pdata, data) && get_device(&pdata->dev->dev)) - return pdata; + list_for_each_entry(fdata, &cdev->port_dev_list, node) { + if (match(fdata, data) && get_device(&fdata->dev->dev)) + return fdata; } =20 return NULL; @@ -1703,30 +1703,30 @@ static int __init dfl_fpga_init(void) */ int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *cdev, int port_id) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; int ret =3D -ENODEV; =20 mutex_lock(&cdev->lock); - pdata =3D __dfl_fpga_cdev_find_port_data(cdev, &port_id, + fdata =3D __dfl_fpga_cdev_find_port_data(cdev, &port_id, dfl_fpga_check_port_id); - if (!pdata) + if (!fdata) goto unlock_exit; =20 - if (!device_is_registered(&pdata->dev->dev)) { + if (!device_is_registered(&fdata->dev->dev)) { ret =3D -EBUSY; goto put_dev_exit; } =20 - mutex_lock(&pdata->lock); - ret =3D dfl_feature_dev_use_begin(pdata, true); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + ret =3D dfl_feature_dev_use_begin(fdata, true); + mutex_unlock(&fdata->lock); if (ret) goto put_dev_exit; =20 - platform_device_del(pdata->dev); + platform_device_del(fdata->dev); cdev->released_port_num++; put_dev_exit: - put_device(&pdata->dev->dev); + put_device(&fdata->dev->dev); unlock_exit: mutex_unlock(&cdev->lock); return ret; @@ -1746,31 +1746,31 @@ EXPORT_SYMBOL_GPL(dfl_fpga_cdev_release_port); */ int dfl_fpga_cdev_assign_port(struct dfl_fpga_cdev *cdev, int port_id) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; int ret =3D -ENODEV; =20 mutex_lock(&cdev->lock); - pdata =3D __dfl_fpga_cdev_find_port_data(cdev, &port_id, + fdata =3D __dfl_fpga_cdev_find_port_data(cdev, &port_id, dfl_fpga_check_port_id); - if (!pdata) + if (!fdata) goto unlock_exit; =20 - if (device_is_registered(&pdata->dev->dev)) { + if (device_is_registered(&fdata->dev->dev)) { ret =3D -EBUSY; goto put_dev_exit; } =20 - ret =3D platform_device_add(pdata->dev); + ret =3D platform_device_add(fdata->dev); if (ret) goto put_dev_exit; =20 - mutex_lock(&pdata->lock); - dfl_feature_dev_use_end(pdata); - mutex_unlock(&pdata->lock); + mutex_lock(&fdata->lock); + dfl_feature_dev_use_end(fdata); + mutex_unlock(&fdata->lock); =20 cdev->released_port_num--; put_dev_exit: - put_device(&pdata->dev->dev); + put_device(&fdata->dev->dev); unlock_exit: mutex_unlock(&cdev->lock); return ret; @@ -1780,11 +1780,11 @@ EXPORT_SYMBOL_GPL(dfl_fpga_cdev_assign_port); static void config_port_access_mode(struct device *fme_dev, int port_id, bool is_vf) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(fme_dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(fme_dev); void __iomem *base; u64 v; =20 - base =3D dfl_get_feature_ioaddr_by_id(pdata, FME_FEATURE_ID_HEADER); + base =3D dfl_get_feature_ioaddr_by_id(fdata, FME_FEATURE_ID_HEADER); =20 v =3D readq(base + FME_HDR_PORT_OFST(port_id)); =20 @@ -1808,14 +1808,14 @@ static void config_port_access_mode(struct device *= fme_dev, int port_id, */ void dfl_fpga_cdev_config_ports_pf(struct dfl_fpga_cdev *cdev) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; =20 mutex_lock(&cdev->lock); - list_for_each_entry(pdata, &cdev->port_dev_list, node) { - if (device_is_registered(&pdata->dev->dev)) + list_for_each_entry(fdata, &cdev->port_dev_list, node) { + if (device_is_registered(&fdata->dev->dev)) continue; =20 - config_port_pf_mode(cdev->fme_dev, pdata->id); + config_port_pf_mode(cdev->fme_dev, fdata->id); } mutex_unlock(&cdev->lock); } @@ -1834,7 +1834,7 @@ EXPORT_SYMBOL_GPL(dfl_fpga_cdev_config_ports_pf); */ int dfl_fpga_cdev_config_ports_vf(struct dfl_fpga_cdev *cdev, int num_vfs) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; int ret =3D 0; =20 mutex_lock(&cdev->lock); @@ -1848,11 +1848,11 @@ int dfl_fpga_cdev_config_ports_vf(struct dfl_fpga_c= dev *cdev, int num_vfs) goto done; } =20 - list_for_each_entry(pdata, &cdev->port_dev_list, node) { - if (device_is_registered(&pdata->dev->dev)) + list_for_each_entry(fdata, &cdev->port_dev_list, node) { + if (device_is_registered(&fdata->dev->dev)) continue; =20 - config_port_vf_mode(cdev->fme_dev, pdata->id); + config_port_vf_mode(cdev->fme_dev, fdata->id); } done: mutex_unlock(&cdev->lock); @@ -1985,7 +1985,7 @@ long dfl_feature_ioctl_set_irq(struct platform_device= *pdev, struct dfl_feature *feature, unsigned long arg) { - struct dfl_feature_platform_data *pdata =3D dev_get_platdata(&pdev->dev); + struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(&pdev->dev= ); struct dfl_fpga_irq_set hdr; s32 *fds; long ret; @@ -2005,9 +2005,9 @@ long dfl_feature_ioctl_set_irq(struct platform_device= *pdev, if (IS_ERR(fds)) return PTR_ERR(fds); =20 - mutex_lock(&pdata->lock); + mutex_lock(&fdata->lock); ret =3D dfl_fpga_set_irq_triggers(feature, hdr.start, hdr.count, fds); - mutex_unlock(&pdata->lock); + mutex_unlock(&fdata->lock); =20 kfree(fds); return ret; diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index d3a8a8ef908b..bbd74e1744a8 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -208,6 +208,7 @@ #define PORT_UINT_CAP_FST_VECT GENMASK_ULL(23, 12) /* First Vector */ =20 struct dfl_feature_platform_data; +#define dfl_feature_dev_data dfl_feature_platform_data =20 /** * struct dfl_fpga_port_ops - port ops @@ -222,15 +223,15 @@ struct dfl_fpga_port_ops { const char *name; struct module *owner; struct list_head node; - int (*get_id)(struct dfl_feature_platform_data *pdata); - int (*enable_set)(struct dfl_feature_platform_data *pdata, bool enable); + int (*get_id)(struct dfl_feature_dev_data *fdata); + int (*enable_set)(struct dfl_feature_dev_data *fdata, bool enable); }; =20 void dfl_fpga_port_ops_add(struct dfl_fpga_port_ops *ops); void dfl_fpga_port_ops_del(struct dfl_fpga_port_ops *ops); -struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct dfl_feature_platfor= m_data *pdata); +struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct dfl_feature_dev_dat= a *fdata); void dfl_fpga_port_ops_put(struct dfl_fpga_port_ops *ops); -int dfl_fpga_check_port_id(struct dfl_feature_platform_data *pdata, void *= pport_id); +int dfl_fpga_check_port_id(struct dfl_feature_dev_data *fdata, void *pport= _id); =20 /** * struct dfl_feature_id - dfl private feature id @@ -336,51 +337,51 @@ struct dfl_feature_platform_data { }; =20 static inline -int dfl_feature_dev_use_begin(struct dfl_feature_platform_data *pdata, +int dfl_feature_dev_use_begin(struct dfl_feature_dev_data *fdata, bool excl) { - if (pdata->excl_open) + if (fdata->excl_open) return -EBUSY; =20 if (excl) { - if (pdata->open_count) + if (fdata->open_count) return -EBUSY; =20 - pdata->excl_open =3D true; + fdata->excl_open =3D true; } - pdata->open_count++; + fdata->open_count++; =20 return 0; } =20 static inline -void dfl_feature_dev_use_end(struct dfl_feature_platform_data *pdata) +void dfl_feature_dev_use_end(struct dfl_feature_dev_data *fdata) { - pdata->excl_open =3D false; + fdata->excl_open =3D false; =20 - if (WARN_ON(pdata->open_count <=3D 0)) + if (WARN_ON(fdata->open_count <=3D 0)) return; =20 - pdata->open_count--; + fdata->open_count--; } =20 static inline -int dfl_feature_dev_use_count(struct dfl_feature_platform_data *pdata) +int dfl_feature_dev_use_count(struct dfl_feature_dev_data *fdata) { - return pdata->open_count; + return fdata->open_count; } =20 static inline -void dfl_fpga_pdata_set_private(struct dfl_feature_platform_data *pdata, +void dfl_fpga_fdata_set_private(struct dfl_feature_dev_data *fdata, void *private) { - pdata->private =3D private; + fdata->private =3D private; } =20 static inline -void *dfl_fpga_pdata_get_private(struct dfl_feature_platform_data *pdata) +void *dfl_fpga_fdata_get_private(struct dfl_feature_dev_data *fdata) { - return pdata->private; + return fdata->private; } =20 struct dfl_feature_ops { @@ -413,26 +414,26 @@ dfl_fpga_inode_to_feature_dev_data(struct inode *inod= e) return pdata; } =20 -#define dfl_fpga_dev_for_each_feature(pdata, feature) \ - for ((feature) =3D (pdata)->features; \ - (feature) < (pdata)->features + (pdata)->num; (feature)++) +#define dfl_fpga_dev_for_each_feature(fdata, feature) \ + for ((feature) =3D (fdata)->features; \ + (feature) < (fdata)->features + (fdata)->num; (feature)++) =20 -static inline -struct dfl_feature *dfl_get_feature_by_id(struct dfl_feature_platform_data= *pdata, u16 id) +static inline struct dfl_feature * +dfl_get_feature_by_id(struct dfl_feature_dev_data *fdata, u16 id) { struct dfl_feature *feature; =20 - dfl_fpga_dev_for_each_feature(pdata, feature) + dfl_fpga_dev_for_each_feature(fdata, feature) if (feature->id =3D=3D id) return feature; =20 return NULL; } =20 -static inline -void __iomem *dfl_get_feature_ioaddr_by_id(struct dfl_feature_platform_dat= a *pdata, u16 id) +static inline void __iomem * +dfl_get_feature_ioaddr_by_id(struct dfl_feature_dev_data *fdata, u16 id) { - struct dfl_feature *feature =3D dfl_get_feature_by_id(pdata, id); + struct dfl_feature *feature =3D dfl_get_feature_by_id(fdata, id); =20 if (feature && feature->ioaddr) return feature->ioaddr; @@ -441,10 +442,12 @@ void __iomem *dfl_get_feature_ioaddr_by_id(struct dfl= _feature_platform_data *pda return NULL; } =20 +#define to_dfl_feature_dev_data dev_get_platdata + static inline -struct device *dfl_fpga_pdata_to_parent(struct dfl_feature_platform_data *= pdata) +struct device *dfl_fpga_fdata_to_parent(struct dfl_feature_dev_data *fdata) { - return pdata->dev->dev.parent->parent; + return fdata->dev->dev.parent->parent; } =20 static inline bool dfl_feature_is_fme(void __iomem *base) @@ -531,21 +534,21 @@ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cde= v *cdev); * device returned by __dfl_fpga_cdev_find_port and dfl_fpga_cdev_find_port * functions. */ -struct dfl_feature_platform_data * +struct dfl_feature_dev_data * __dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, - int (*match)(struct dfl_feature_platform_data *, void *)); + int (*match)(struct dfl_feature_dev_data *, void *)); =20 -static inline struct dfl_feature_platform_data * +static inline struct dfl_feature_dev_data * dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, - int (*match)(struct dfl_feature_platform_data *, void *)) + int (*match)(struct dfl_feature_dev_data *, void *)) { - struct dfl_feature_platform_data *pdata; + struct dfl_feature_dev_data *fdata; =20 mutex_lock(&cdev->lock); - pdata =3D __dfl_fpga_cdev_find_port_data(cdev, data, match); + fdata =3D __dfl_fpga_cdev_find_port_data(cdev, data, match); mutex_unlock(&cdev->lock); =20 - return pdata; + return fdata; } =20 int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *cdev, int port_id); --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6FDA013C67E; Wed, 20 Nov 2024 01:11:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065107; cv=none; b=hmlZKzKIfvbYF8zeLY6lfaLahL5MyPzYqoBRrWALUUikaEytqtiFGw1ub+PiWYHVl+lnCiFO8YzMxPclgruWG360uRZRCUgdh5eXez4xfdzquGmBJJE5vNJu+TI3jIZ8oHVq5ZISLLk5AzfK641VjRpkvwAp6oEAwHBYYTw35rs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065107; c=relaxed/simple; bh=OqQH/7HhYEF9LsLZP5s5myha4/KZLpxLrerhkDtUd5M=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=X1IIi3LXFg0EsRjHpVgkdAopxWZN2SFJOTecLP6tdNPL17NOSxt2OgZVjqrA/wuQuBuk7It/EyyuUdwEazAXIHTQ6PZ9abl1AgsBwU3IpYhpgaUYHXwN989Ue6dsHqU15B0qUiZkXauxgEFTxcUkbyZZtCyRMnox9+Vz3qqwnF4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=TQKm5ta5; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="TQKm5ta5" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065106; x=1763601106; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=OqQH/7HhYEF9LsLZP5s5myha4/KZLpxLrerhkDtUd5M=; b=TQKm5ta5dcnrTy8yslRCqSb3/Lj3z7pmN9b1ufWnTzw1kGyFlt/jSGVr OIa9pSxhEiAmeo/vzk72SQQtUXzqCEL44GC8iARW1xRuG/U2vEBCluMBv GBZHeBvGBicmteZ29CdPZcZPtuWYMove+ArpNqltd9sjChSBwb5Cb8KpC 46pWY+NQOH1Zj5jrETb74gcj0Ke2Bf/Zq1TPiSi4iI4G7q/89HoYzZlX0 VdiEUmOd9qeEbX1TIxCJKblSjnAZIevr3rzl9Auc1RnppA0CN/N8TpJCZ IK4oV3ckWYsTXjHZpR2m8AY+gC5TBla3Z9LLWXGOq9K8gu144jGRQbrWX w==; X-CSE-ConnectionGUID: 99f1xzcXSICMfvh96VUdvQ== X-CSE-MsgGUID: ngZiI+3/TbimdBy4kZUNzA== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42612995" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42612995" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 X-CSE-ConnectionGUID: vHaT6XkaSQ+bJN1+Cz6Paw== X-CSE-MsgGUID: 6GXc2frBSA23banNXJmSzQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813592" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 09/18] fpga: dfl: factor out feature device registration Date: Tue, 19 Nov 2024 20:10:25 -0500 Message-ID: <20241120011035.230574-10-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add separate functions, feature_dev_{register,unregister}(), that wrap platform_device_add() and platform_device_unregister(), respectively. These are invoked once per feature device in this commit but will be reused in a subsequent commit to destroy and recreate the platform device when the corresponding port is released and reassigned. The function feature_dev_register() will be extended in subsequent commits to allocate the platform device, add resources and platform data, and finally add the platform device to the device hierarchy. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - Move reset of device pointer in feature data to NULL in the function feature_dev_unregister() from this patch to the patch "allocate platform device after feature device data", which contains the corresponding initialization of the device pointer in feature_dev_register(). Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 30 ++++++++++++++++++++++++++---- 1 file changed, 26 insertions(+), 4 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index e8488a771337..e681b100524c 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -872,12 +872,34 @@ build_info_create_dev(struct build_feature_devs_info = *binfo) if (fdev->id < 0) return fdev->id; =20 - fdev->dev.parent =3D &binfo->cdev->region->dev; - fdev->dev.devt =3D dfl_get_devt(dfl_devs[type].devt_type, fdev->id); + return 0; +} + +/* + * register current feature device, it is called when we need to switch to + * another feature parsing or we have parsed all features on given device + * feature list. + */ +static int feature_dev_register(struct dfl_feature_dev_data *fdata) +{ + struct platform_device *fdev =3D fdata->dev; + int ret; + + fdev->dev.parent =3D &fdata->dfl_cdev->region->dev; + fdev->dev.devt =3D dfl_get_devt(dfl_devs[fdata->type].devt_type, fdev->id= ); + + ret =3D platform_device_add(fdev); + if (ret) + return ret; =20 return 0; } =20 +static void feature_dev_unregister(struct dfl_feature_dev_data *fdata) +{ + platform_device_unregister(fdata->dev); +} + static int build_info_commit_dev(struct build_feature_devs_info *binfo) { struct dfl_feature_dev_data *fdata; @@ -887,7 +909,7 @@ static int build_info_commit_dev(struct build_feature_d= evs_info *binfo) if (IS_ERR(fdata)) return PTR_ERR(fdata); =20 - ret =3D platform_device_add(binfo->feature_dev); + ret =3D feature_dev_register(fdata); if (ret) return ret; =20 @@ -1519,7 +1541,7 @@ static int remove_feature_dev(struct device *dev, voi= d *data) struct platform_device *pdev =3D to_platform_device(dev); int id =3D pdev->id; =20 - platform_device_unregister(pdev); + feature_dev_unregister(fdata); =20 dfl_id_free(fdata->type, id); =20 --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 015D74595B; Wed, 20 Nov 2024 01:11:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065108; cv=none; b=pxRx5CVWqZRZm+7Ds+dSyr/FjMQIaeauClE6WswbzAYvkzIbNwoRfqW3/SYc8g/PVkI0JJXBRhNbDjcklhhLAsAF/cpkvUmyYTEC7Yc9RNxC6/1IaPYiwjT8nm9w11MWblPGs1r3yboffmvUQCTc+rbVUjseWQjKn/yO6xg1n3w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065108; c=relaxed/simple; bh=QQHVrmMKzjWLgemekEUgEdcRXNmkxNPaQp5/QmTGGsk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=l7GfiKvcKAeHJLnfkrj4bf2he3JVAcpx8aGtFwWu13JTMw+dQjg9NAI5beiJWwGaFG5waVeU5RTODrwdu8x7t6yX9IwYTSR+O63B+hNuvuVyMyzeE8o8Ho4qKdLNiKYfJWHEgUs0FUNYzZPppfmBvIb6aoyKUI7QjPTTczepYCk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=BRRkpcJo; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="BRRkpcJo" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065106; x=1763601106; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=QQHVrmMKzjWLgemekEUgEdcRXNmkxNPaQp5/QmTGGsk=; b=BRRkpcJo/e7BxtYN3lIjR83UF2OdKTHHsjAbFLpbRvrbv7GtsJvagF/7 5g8IJQBPmVdCOEbv8licoUlBJzPZm7W3u7eIfiO69NBsn/5pq/t4M07qy 1V1Duy//MfBwXFLHz59aRAgvtdHcwBKiyQNjaDc31hSJUX1W8yi/PE5wD 4Is1daQ5fDED7E+BJNmDmJMcaGHuaXR+FztqKBzcqIpAaa5wTQXW5d6ji dJ/zRlRhKK8zpcXcaKPNfQGu77UKJjfDFjWsGXubRC293gqWjArumEWFr dja6btkuABf1PmQbQ5EFDw6rm4qgQRWFc0mIGaf5hLdCQ4e+gCdOUmtBq A==; X-CSE-ConnectionGUID: STK4+J44TYmblSg6mGvTPQ== X-CSE-MsgGUID: 6yiJRVgsQe23KujhsgihuA== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613002" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613002" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 X-CSE-ConnectionGUID: hBqjrA+hRQetVny63FV8LA== X-CSE-MsgGUID: SGeJq+hlT2en3j+5lJd2Pw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813595" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 10/18] fpga: dfl: factor out feature device data from platform device data Date: Tue, 19 Nov 2024 20:10:26 -0500 Message-ID: <20241120011035.230574-11-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a structure dfl_feature_dev_data to hold the DFL enumeration info previously held in dfl_feature_platform_data. Allocate the new structure using device-managed memory whose lifetime is bound to the lifetime of the physical DFL, e.g., PCIe FPGA device. In a subsequent commit, this will allow the feature platform device to be completely destroyed and recreated on port release and assign, respectively, while retaining the feature data in the new dfl_feature_dev_data structure. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 16 +++++++--------- drivers/fpga/dfl.h | 42 ++++++++++++++++++++++++++++-------------- 2 files changed, 35 insertions(+), 23 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index e681b100524c..22291ffea95d 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -752,13 +752,7 @@ binfo_create_feature_dev_data(struct build_feature_dev= s_info *binfo) if (WARN_ON_ONCE(type >=3D DFL_ID_MAX)) return ERR_PTR(-EINVAL); =20 - /* - * we do not need to care for the memory which is associated with - * the platform device. After calling platform_device_unregister(), - * it will be automatically freed by device's release() callback, - * platform_device_release(). - */ - fdata =3D kzalloc(struct_size(fdata, features, binfo->feature_num), GFP_K= ERNEL); + fdata =3D devm_kzalloc(binfo->dev, struct_size(fdata, features, binfo->fe= ature_num), GFP_KERNEL); if (!fdata) return ERR_PTR(-ENOMEM); =20 @@ -779,8 +773,6 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) */ WARN_ON(fdata->disable_count); =20 - fdev->dev.platform_data =3D fdata; - /* each sub feature has one MMIO resource */ fdev->num_resources =3D binfo->feature_num; fdev->resource =3D kcalloc(binfo->feature_num, sizeof(*fdev->resource), @@ -882,12 +874,18 @@ build_info_create_dev(struct build_feature_devs_info = *binfo) */ static int feature_dev_register(struct dfl_feature_dev_data *fdata) { + struct dfl_feature_platform_data pdata =3D {}; struct platform_device *fdev =3D fdata->dev; int ret; =20 fdev->dev.parent =3D &fdata->dfl_cdev->region->dev; fdev->dev.devt =3D dfl_get_devt(dfl_devs[fdata->type].devt_type, fdev->id= ); =20 + pdata.fdata =3D fdata; + ret =3D platform_device_add_data(fdev, &pdata, sizeof(pdata)); + if (ret) + return ret; + ret =3D platform_device_add(fdev); if (ret) return ret; diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index bbd74e1744a8..bcbdfcdb9742 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -207,8 +207,7 @@ #define PORT_UINT_CAP_INT_NUM GENMASK_ULL(11, 0) /* Interrupts num */ #define PORT_UINT_CAP_FST_VECT GENMASK_ULL(23, 12) /* First Vector */ =20 -struct dfl_feature_platform_data; -#define dfl_feature_dev_data dfl_feature_platform_data +struct dfl_feature_dev_data; =20 /** * struct dfl_fpga_port_ops - port ops @@ -304,26 +303,24 @@ struct dfl_feature { #define FEATURE_DEV_ID_UNUSED (-1) =20 /** - * struct dfl_feature_platform_data - platform data for feature devices + * struct dfl_feature_dev_data - dfl enumeration data for dfl feature dev. * - * @node: node to link feature devs to container device's port_dev_list. - * @lock: mutex to protect platform data. - * @cdev: cdev of feature dev. - * @dev: ptr to platform device linked with this platform data. + * @node: node to link the data structure to container device's port_dev_l= ist. + * @lock: mutex to protect feature dev data. + * @dev: ptr to the feature's platform device linked with this structure. * @type: type of DFL FIU for the feature dev. See enum dfl_id_type. * @dfl_cdev: ptr to container device. - * @id: id used for this feature device. + * @id: id used for the feature device. * @disable_count: count for port disable. * @excl_open: set on feature device exclusive open. * @open_count: count for feature device open. * @num: number for sub features. * @private: ptr to feature dev private data. - * @features: sub features of this feature dev. + * @features: sub features for the feature dev. */ -struct dfl_feature_platform_data { +struct dfl_feature_dev_data { struct list_head node; struct mutex lock; - struct cdev cdev; struct platform_device *dev; enum dfl_id_type type; struct dfl_fpga_cdev *dfl_cdev; @@ -336,6 +333,17 @@ struct dfl_feature_platform_data { struct dfl_feature features[]; }; =20 +/** + * struct dfl_feature_platform_data - platform data for feature devices + * + * @cdev: cdev of feature dev. + * @fdata: dfl enumeration data for the dfl feature device. + */ +struct dfl_feature_platform_data { + struct cdev cdev; + struct dfl_feature_dev_data *fdata; +}; + static inline int dfl_feature_dev_use_begin(struct dfl_feature_dev_data *fdata, bool excl) @@ -404,14 +412,14 @@ int dfl_fpga_dev_ops_register(struct platform_device = *pdev, struct module *owner); void dfl_fpga_dev_ops_unregister(struct platform_device *pdev); =20 -static inline struct dfl_feature_platform_data * +static inline struct dfl_feature_dev_data * dfl_fpga_inode_to_feature_dev_data(struct inode *inode) { struct dfl_feature_platform_data *pdata; =20 pdata =3D container_of(inode->i_cdev, struct dfl_feature_platform_data, cdev); - return pdata; + return pdata->fdata; } =20 #define dfl_fpga_dev_for_each_feature(fdata, feature) \ @@ -442,7 +450,13 @@ dfl_get_feature_ioaddr_by_id(struct dfl_feature_dev_da= ta *fdata, u16 id) return NULL; } =20 -#define to_dfl_feature_dev_data dev_get_platdata +static inline struct dfl_feature_dev_data * +to_dfl_feature_dev_data(struct device *dev) +{ + struct dfl_feature_platform_data *pdata =3D dev_get_platdata(dev); + + return pdata->fdata; +} =20 static inline struct device *dfl_fpga_fdata_to_parent(struct dfl_feature_dev_data *fdata) --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58C9E143C72; Wed, 20 Nov 2024 01:11:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065109; cv=none; b=GFZJROuhw8HQZcR8nA5YoJKYw863QcbEPWziC4hXFecOEfUlKaft3sF4a2zMWh7T56fTDVJfZNIKTm+A8Vg+zVJoEvtCcWn3zs3dw9m9g2gOcOZ1tY+kWduBIQ2+8NBLJ/GKSmv1Nl0kDI4UtCLGBySwQYubwtgodDY+Ebt5LDU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065109; c=relaxed/simple; bh=8ARDcixT0WgGqMBo6PwCM+qR6fnR3X6O+bgJ6f5O+48=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rLyhYexs9zrXh4oetU3EbFU89euiV+X8e0ezuILN+lHW4AEzwWF0u+9LpHuc0sjEWLjIqgo34DNjCd4lV/HU961JyFwrLEQU8TEHR8OiPYmhqE4+Lm7l2nU5uzOpoUpaf7LEkMnEqt+wqYI2LXoxEiWxwr0DLAWZLw+N0k7OfO8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ankQF2gA; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ankQF2gA" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065108; x=1763601108; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=8ARDcixT0WgGqMBo6PwCM+qR6fnR3X6O+bgJ6f5O+48=; b=ankQF2gAu6mkHNMb0m7DKOBpcHfCamLsW7QZComOkVU9Q36gAAotbkVy rMDzRKMTRxoov4Yvjef5z4uUcHUsFYHxRxeyGe2jUoy2lwhnYMY1Gc/sP 6jZnwQwB3Df3627SFWkwObPsMuEsyoTyF8EHpYXL1Ds7wPMkL0VHVbPJI bbZNukZSq31rpq9kfXVaIzd3c1EQ7LIuIRbXxHeGIgT9MD8VfBCMO3COn WyrJUkY/ug0+u0J7hBZC6UY1rH71qtwQbjfYE/OgLxrhyE5KhZQaPp6Lo ILisSPegCbzqupv+QvnTtCWXwYG7POfrtJb7UdwBAtlvKphIwpiN163Wv A==; X-CSE-ConnectionGUID: gkeKkWHXR7KpKyeWeWG2uQ== X-CSE-MsgGUID: wTuNc9wwQBKww3yd6ZB4eA== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613006" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613006" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: tVD17cRkQcGw/7g6N1LAWw== X-CSE-MsgGUID: BNOui7EnRnOpIBT7qOD6AA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813598" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 11/18] fpga: dfl: convert features from flexible array member to separate array Date: Tue, 19 Nov 2024 20:10:27 -0500 Message-ID: <20241120011035.230574-12-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use a separate array allocation for features and substitute a pointer for the flexible array member in the feature device data. A subsequent commit will add another array for resources. The current commit converts the flexible array member to a separate allocation for consistency. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 7 ++++++- drivers/fpga/dfl.h | 2 +- 2 files changed, 7 insertions(+), 2 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 22291ffea95d..bf2c7381eebd 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -752,10 +752,15 @@ binfo_create_feature_dev_data(struct build_feature_de= vs_info *binfo) if (WARN_ON_ONCE(type >=3D DFL_ID_MAX)) return ERR_PTR(-EINVAL); =20 - fdata =3D devm_kzalloc(binfo->dev, struct_size(fdata, features, binfo->fe= ature_num), GFP_KERNEL); + fdata =3D devm_kzalloc(binfo->dev, sizeof(*fdata), GFP_KERNEL); if (!fdata) return ERR_PTR(-ENOMEM); =20 + fdata->features =3D devm_kcalloc(binfo->dev, binfo->feature_num, + sizeof(*fdata->features), GFP_KERNEL); + if (!fdata->features) + return ERR_PTR(-ENOMEM); + fdata->dev =3D fdev; fdata->type =3D type; fdata->num =3D binfo->feature_num; diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index bcbdfcdb9742..d2765555e109 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -330,7 +330,7 @@ struct dfl_feature_dev_data { int open_count; void *private; int num; - struct dfl_feature features[]; + struct dfl_feature *features; }; =20 /** --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 38034145B18; Wed, 20 Nov 2024 01:11:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065110; cv=none; b=JWgFkgFCdKqoWtZd/SADuKdhIzS18VaNv/OkOFUo4oGSEywsFXQNL73eHhRORlF5rIAPJVi8kF0unRylkUNCpsBvEzAOncuzlBC2aEo7IemHnN7ACCob3eFiaXUfvpwI59ycVi5CrdFfz6mu6qgXlWizBl8Zac0Gox7FMZlUGWw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065110; c=relaxed/simple; bh=Pk9g8e5/ks8j2zFFTFyPo0YQPtP9Wrtdu2ahGNNfISY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XYTY0FRgaQwe3gGLRojCVOpeUkkrDgqbWgk3NizcCiLGHhOIEUYBjCDQ/+/+1WPQCSmIr29AStkoN6C2dXoV86xIOy1bS77zLYG0c8RHMHNB+nMqFk25Bsr2Mh7McicMkE3PsUT8LbA5d10RVTExYv3qX512jlM0Xx2j3t0J/i4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=EvpFh0rh; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="EvpFh0rh" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065108; x=1763601108; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Pk9g8e5/ks8j2zFFTFyPo0YQPtP9Wrtdu2ahGNNfISY=; b=EvpFh0rhscWQF8zIgBywzCIFLfeKrAEFpBj3DGLkJVbiwMkUONltVUVA t/ypJSmeG8CySfFHNeCqJCqGj1A+lYxu6xjCVYMs9NS1ylzZ7NTjyA7cn bsEzFRALWy3J8QE/Aq63Qb3y2iBPxdjqtS0JvsqQoTvpFvh538t1hnIDY GY8BIsZx/NNzZhpGcWpIJJi0D/vlNialUk57jivMzYiflAMP3CS+ZOJRT qhiuJ2qVAedWGB5KZts3PktE+YBueUnEP4CO/evhb4UOr8dEda4Ua1rCw 4XJnHprXSrGTeB8amoCnlqQTcusLLWfSj4v+4AkSgnAuv2NYTQ1cADr0X w==; X-CSE-ConnectionGUID: 0/cnNVHRRUa9L+mq0Qfuxw== X-CSE-MsgGUID: 82IGuftVT1iMEi0Uob47Zg== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613016" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613016" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: z9OPfEs5Q5GKGcSfdWVVcw== X-CSE-MsgGUID: AhlHPMJFQ6GmcYjczWN3Mw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813601" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 12/18] fpga: dfl: store MMIO resources in feature device data Date: Tue, 19 Nov 2024 20:10:28 -0500 Message-ID: <20241120011035.230574-13-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Instead of directly copying the MMIO resource of each feature to the feature device resources, add a new member to the feature device data to store the resources and copy them to the feature device using platform_device_add_resources(). This prepares a subsequent commit which completely destroys and recreates the feature device when releasing and reassigning the corresponding port, respectively. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 21 +++++++++++++-------- drivers/fpga/dfl.h | 4 ++++ 2 files changed, 17 insertions(+), 8 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index bf2c7381eebd..5e9052b98c4a 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -761,6 +761,11 @@ binfo_create_feature_dev_data(struct build_feature_dev= s_info *binfo) if (!fdata->features) return ERR_PTR(-ENOMEM); =20 + fdata->resources =3D devm_kcalloc(binfo->dev, binfo->feature_num, + sizeof(*fdata->resources), GFP_KERNEL); + if (!fdata->resources) + return ERR_PTR(-ENOMEM); + fdata->dev =3D fdev; fdata->type =3D type; fdata->num =3D binfo->feature_num; @@ -778,13 +783,6 @@ binfo_create_feature_dev_data(struct build_feature_dev= s_info *binfo) */ WARN_ON(fdata->disable_count); =20 - /* each sub feature has one MMIO resource */ - fdev->num_resources =3D binfo->feature_num; - fdev->resource =3D kcalloc(binfo->feature_num, sizeof(*fdev->resource), - GFP_KERNEL); - if (!fdev->resource) - return ERR_PTR(-ENOMEM); - /* fill features and resource information for feature dev */ list_for_each_entry_safe(finfo, p, &binfo->sub_features, node) { struct dfl_feature *feature =3D &fdata->features[index++]; @@ -822,7 +820,7 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) return feature->ioaddr; } else { feature->resource_index =3D res_idx; - fdev->resource[res_idx++] =3D finfo->mmio_res; + fdata->resources[res_idx++] =3D finfo->mmio_res; } =20 if (finfo->nr_irqs) { @@ -843,6 +841,8 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) kfree(finfo); } =20 + fdata->resource_num =3D res_idx; + return fdata; } =20 @@ -886,6 +886,11 @@ static int feature_dev_register(struct dfl_feature_dev= _data *fdata) fdev->dev.parent =3D &fdata->dfl_cdev->region->dev; fdev->dev.devt =3D dfl_get_devt(dfl_devs[fdata->type].devt_type, fdev->id= ); =20 + ret =3D platform_device_add_resources(fdev, fdata->resources, + fdata->resource_num); + if (ret) + return ret; + pdata.fdata =3D fdata; ret =3D platform_device_add_data(fdev, &pdata, sizeof(pdata)); if (ret) diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index d2765555e109..921d946e4820 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -317,6 +317,8 @@ struct dfl_feature { * @num: number for sub features. * @private: ptr to feature dev private data. * @features: sub features for the feature dev. + * @resource_num: number of resources for the feature dev. + * @resources: resources for the feature dev. */ struct dfl_feature_dev_data { struct list_head node; @@ -331,6 +333,8 @@ struct dfl_feature_dev_data { void *private; int num; struct dfl_feature *features; + int resource_num; + struct resource *resources; }; =20 /** --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17523146A9B; Wed, 20 Nov 2024 01:11:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065110; cv=none; b=J7VmcnxHMXgxZ+gpbiXkYNAHPmSnwTo0j0otidf9hnWoWn1sXYXDaHjZidwjPmIyxA/99tO3HDorRyNGssa3fEeLiXrLVnCLW0V2Qept1Z1rwCfNYLBGMSZVuHZj2iREMEgC9ZCW5mKijXkIqzrn2mnpe5n1D+xrbYNMXvQmCdQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065110; c=relaxed/simple; bh=3Ykk/Bq4AaSPjAV5ELrKLvKtoy7APZzfsMSoIDBIXBM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hJsHEiB44LmZ7upltp2dLJTepZJZ68siFgQ0uxDSPgSm9tYh/NhR3hjgdTqKCpWcitsvl1oadApDy7xyyaejHs/LT8801Brh77pInHq/cwjf5OAWspPvuWs9rQ3CwxwhrwXAb9OQJSFnNtzTQA7amrovBFnIgKCnSnx56E8w0kE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Yg3it/WQ; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Yg3it/WQ" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065109; x=1763601109; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=3Ykk/Bq4AaSPjAV5ELrKLvKtoy7APZzfsMSoIDBIXBM=; b=Yg3it/WQB+8MVTIao9CRxT1BPxHDKTnnm23W2+2XGz3LLoO8mhcfIgtt Ntfr1qUTehP0ELVvalxcFpjhtmgP1ThJfwtaiWLsQNxMaM61a21uyrHrg BgfW6vK/edKXQljb2Tsl3kIn9m7U98KJe755l0NshNtfwGON18yRBX+CE A4qowbhdtHwZj4cd3j0uxZPF+Uv+8yCh4jpFI6/0CHC5uZG4kaJjcua1a IZaRdYOsTVFe3z1ddSe1FxFDScL28Wdy6V2TWk4Oxks7+gDVpicMMmgYb lxLvwjNCdMAQwaZAhlGKf+bGs4EcfnjZufvv0ab3ZVzy7RuaGYHnF0HOr w==; X-CSE-ConnectionGUID: CGqcsP3iRK2dvKWv8xw5ig== X-CSE-MsgGUID: lx4X7jv9TE++bTOuHqGhbA== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613023" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613023" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: G27dMiQOSXidnqFHUEblBg== X-CSE-MsgGUID: 2Vb4eBFfQFKQb3rozFUCJw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813605" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 13/18] fpga: dfl: store platform device name in feature device data Date: Tue, 19 Nov 2024 20:10:29 -0500 Message-ID: <20241120011035.230574-14-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a new member, pdev_name, to the structure dfl_feature_dev_data that holds the platform device name for convenience. A subsequent commit will completely destroy the platform device during port release, after which fdata->dev is unavailable, while fdata itself remains available. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 3 ++- drivers/fpga/dfl.h | 2 ++ 2 files changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 5e9052b98c4a..c8e4b977a233 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -160,7 +160,7 @@ struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct = dfl_feature_dev_data *fda =20 list_for_each_entry(ops, &dfl_port_ops_list, node) { /* match port_ops using the name of platform device */ - if (!strcmp(fdata->dev->name, ops->name)) { + if (!strcmp(fdata->pdev_name, ops->name)) { if (!try_module_get(ops->owner)) ops =3D NULL; goto done; @@ -768,6 +768,7 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) =20 fdata->dev =3D fdev; fdata->type =3D type; + fdata->pdev_name =3D dfl_devs[type].name; fdata->num =3D binfo->feature_num; fdata->dfl_cdev =3D binfo->cdev; fdata->id =3D FEATURE_DEV_ID_UNUSED; diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index 921d946e4820..cbff5d543c44 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -309,6 +309,7 @@ struct dfl_feature { * @lock: mutex to protect feature dev data. * @dev: ptr to the feature's platform device linked with this structure. * @type: type of DFL FIU for the feature dev. See enum dfl_id_type. + * @pdev_name: platform device name for the feature dev. * @dfl_cdev: ptr to container device. * @id: id used for the feature device. * @disable_count: count for port disable. @@ -325,6 +326,7 @@ struct dfl_feature_dev_data { struct mutex lock; struct platform_device *dev; enum dfl_id_type type; + const char *pdev_name; struct dfl_fpga_cdev *dfl_cdev; int id; unsigned int disable_count; --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B94014B088; Wed, 20 Nov 2024 01:11:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065113; cv=none; b=KOJ7MDDYpTTHOmhDY7UwZSV/g/GZKXEzOzBy3oH9n2tVtWMHGZevLi2ZKbPkKXP+cnZnNFOYpZIO4FQ0GeOQhaXv6Lm/KFvTdsp8AFdo/QzhVZqONkdnp1F+XK1mV5q331rA+ynRIXJ+cARtOX/kCsJYmS5r/MIYzd9LoBgUuOk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065113; c=relaxed/simple; bh=irwkpZ+704CLODc8zeWp2W9IR0cCge5818bXU4du3n4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dAMQwgEGGBSnN6UgN7msZgb+l5TPAREUaUFh9kNI9WVYtTB0YAgf8FqYE1zn3aoGdAZ6hf+wxp2aGrvqQ73kvCyfujxPCqSZgl/EMPvVucgD1U66Rz5b2DdcKisF8iKRfGGU2efusDyPT6ivy5AeewTGBID+4Atravlz3gF7Et8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=KqPwCOY1; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="KqPwCOY1" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065111; x=1763601111; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=irwkpZ+704CLODc8zeWp2W9IR0cCge5818bXU4du3n4=; b=KqPwCOY1f93LHVUQ/Y2oq/ZbSjqPKG77w10WmrBplc2QHcXqGtbBKUOR sdRHvNK0IRzrlKzHkvpytx40+OKctjzFYELo4NH+zbYJHmb5mHaXRH4dg 02xD3ZuP0+Z7D7sL2WmonoNBFpJ4x/6fZxEjd3ExbM2KmmxVxXCIr7GPO A0NwfEfu1yW662lPK/OWgy/KKRp33Gz17TI2XEGJMsFAch7tOeD/htjV9 3xsk5ONcg3XeS2OU5tsOUcUSeC7GUyN55S6r7+06gLq0lqvYlbkCxWRLR rolhJu0Ug2hbASjgBhvODeKxFhOUgypTqSNkqpXb6vec+WiWkPsm1kpqh w==; X-CSE-ConnectionGUID: gv94d31xRJu0eG0jbTgpzA== X-CSE-MsgGUID: 2MqB9IGnTcaSFICXZ8mLng== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613027" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613027" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: 3dP0M356QPuePM5RDvqqrQ== X-CSE-MsgGUID: lq8yFelOR1q/zJ6xYPrG8Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813609" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 14/18] fpga: dfl: store platform device id in feature device data Date: Tue, 19 Nov 2024 20:10:30 -0500 Message-ID: <20241120011035.230574-15-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Delay the feature device id allocation from build_info_create_dev() to binfo_create_feature_dev_data() and store the id in the feature device data before copying it to the device. This will allow reusing the same id in a subsequent commit which completely destroys and recreates the feature device when releasing and reassigning the corresponding port. Instead of manually freeing the id when no longer needed, use a device-managed resource with a custom action to automatically free the id right before the feature device data is freed. The id registry is guaranteed to be allocated when dfl_id_free_action() is invoked, since the DFL PCIe device and its device-managed resources will be destroyed before dfl_ids_destroy() is called in dfl_fpga_exit(). Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal --- Changes since v4: - In the function dfl_fpga_feature_devs_remove(), remove braces around single-line conditional statement. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 46 +++++++++++++++++++++++----------------------- drivers/fpga/dfl.h | 2 ++ 2 files changed, 25 insertions(+), 23 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index c8e4b977a233..aeae5befc6c6 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -740,6 +740,13 @@ static void dfl_fpga_cdev_add_port_data(struct dfl_fpg= a_cdev *cdev, mutex_unlock(&cdev->lock); } =20 +static void dfl_id_free_action(void *arg) +{ + struct dfl_feature_dev_data *fdata =3D arg; + + dfl_id_free(fdata->type, fdata->pdev_id); +} + static struct dfl_feature_dev_data * binfo_create_feature_dev_data(struct build_feature_devs_info *binfo) { @@ -747,7 +754,7 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) enum dfl_id_type type =3D binfo->type; struct dfl_feature_info *finfo, *p; struct dfl_feature_dev_data *fdata; - int index =3D 0, res_idx =3D 0; + int ret, index =3D 0, res_idx =3D 0; =20 if (WARN_ON_ONCE(type >=3D DFL_ID_MAX)) return ERR_PTR(-EINVAL); @@ -768,6 +775,17 @@ binfo_create_feature_dev_data(struct build_feature_dev= s_info *binfo) =20 fdata->dev =3D fdev; fdata->type =3D type; + + fdata->pdev_id =3D dfl_id_alloc(type, binfo->dev); + if (fdata->pdev_id < 0) + return ERR_PTR(fdata->pdev_id); + + ret =3D devm_add_action_or_reset(binfo->dev, dfl_id_free_action, fdata); + if (ret) + return ERR_PTR(ret); + + fdev->id =3D fdata->pdev_id; + fdata->pdev_name =3D dfl_devs[type].name; fdata->num =3D binfo->feature_num; fdata->dfl_cdev =3D binfo->cdev; @@ -866,10 +884,6 @@ build_info_create_dev(struct build_feature_devs_info *= binfo) =20 INIT_LIST_HEAD(&binfo->sub_features); =20 - fdev->id =3D dfl_id_alloc(type, &fdev->dev); - if (fdev->id < 0) - return fdev->id; - return 0; } =20 @@ -946,17 +960,9 @@ static void build_info_free(struct build_feature_devs_= info *binfo) { struct dfl_feature_info *finfo, *p; =20 - /* - * it is a valid id, free it. See comments in - * build_info_create_dev() - */ - if (binfo->feature_dev && binfo->feature_dev->id >=3D 0) { - dfl_id_free(binfo->type, binfo->feature_dev->id); - - list_for_each_entry_safe(finfo, p, &binfo->sub_features, node) { - list_del(&finfo->node); - kfree(finfo); - } + list_for_each_entry_safe(finfo, p, &binfo->sub_features, node) { + list_del(&finfo->node); + kfree(finfo); } =20 platform_device_put(binfo->feature_dev); @@ -1547,13 +1553,9 @@ EXPORT_SYMBOL_GPL(dfl_fpga_enum_info_add_irq); static int remove_feature_dev(struct device *dev, void *data) { struct dfl_feature_dev_data *fdata =3D to_dfl_feature_dev_data(dev); - struct platform_device *pdev =3D to_platform_device(dev); - int id =3D pdev->id; =20 feature_dev_unregister(fdata); =20 - dfl_id_free(fdata->type, id); - return 0; } =20 @@ -1656,10 +1658,8 @@ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cd= ev *cdev) struct platform_device *port_dev =3D fdata->dev; =20 /* remove released ports */ - if (!device_is_registered(&port_dev->dev)) { - dfl_id_free(fdata->type, port_dev->id); + if (!device_is_registered(&port_dev->dev)) platform_device_put(port_dev); - } =20 list_del(&fdata->node); put_device(&port_dev->dev); diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index cbff5d543c44..2e38c42b3920 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -309,6 +309,7 @@ struct dfl_feature { * @lock: mutex to protect feature dev data. * @dev: ptr to the feature's platform device linked with this structure. * @type: type of DFL FIU for the feature dev. See enum dfl_id_type. + * @pdev_id: platform device id for the feature dev. * @pdev_name: platform device name for the feature dev. * @dfl_cdev: ptr to container device. * @id: id used for the feature device. @@ -326,6 +327,7 @@ struct dfl_feature_dev_data { struct mutex lock; struct platform_device *dev; enum dfl_id_type type; + int pdev_id; const char *pdev_name; struct dfl_fpga_cdev *dfl_cdev; int id; --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0DA3214B08A; Wed, 20 Nov 2024 01:11:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065114; cv=none; b=dWSABovz7RTgbtzhvNu7A5437WLOS9CZ49umSofBWImS9hUh9seeOVJGa3usm8Z0TzbC10wloPH+Ev3NHrNJBnJVQ0ibgjHAhoUweGk1GgeqQvcWWa+V2tobYYIs8F030xDX4H4eA92sgUTDTeP6fblxSF0k/arz8z2V+05ktvw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065114; c=relaxed/simple; bh=hOUbRA5gOcZEcufXcx6zy9jhH9eo+LXdrTu5kqFXAI8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EAl8xG6kUQVm0sO99QwuZWdav2wvvMIEB9nP5efl2auUeUzf0fhIebTGAoRWAQ9pfHdUKYFm0IOCr/vblzvftDdnlseKXxKUYnZ5vVAl2qq8WzWETQXpEMLI94/pkf7m+JsjwkT52JJ4BZHp5AVcKEbm+D+bXi32RCtnAV6TfUA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=axUrv6da; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="axUrv6da" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065111; x=1763601111; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=hOUbRA5gOcZEcufXcx6zy9jhH9eo+LXdrTu5kqFXAI8=; b=axUrv6day13ninnk12Jfd39bS3dti251WLpu0l1F1UvsaQZ9eJfdWACE Mu43tNbCEOZ7BN/6iatVeH+/hMHJdrO5drWR68FrHDOPkd1RDhPKO2ZYR M4sOduqAyAIs61M71G+RlUlX++KQZNvl1qYUdJK204lzBObbf8bjechpZ XIsF30pX6Z/uD+jnm6qeYbOMi5lSQzO0EKj8I44Fhnr1lM45FXIpYRyIS BOCThS6UFRwWKqLfwk3W+JMglFfkn5ShfXhXKMgsJ+dglTYPzfFA2DEUd Dk8A3VY7fG00jZOGh1NN/EHrV0sdSgsLW9Rcse+4LS9o6Z5NFmtabbfFv g==; X-CSE-ConnectionGUID: Ba8TFe0QSOizcFErX4BUeQ== X-CSE-MsgGUID: Xs4vqVDVT5mwSCXPmbBnSQ== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613031" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613031" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: eqOUF6HPQI+zYCyWtWp8pw== X-CSE-MsgGUID: Q/ccikOhTwuYIDhVPh8Lzw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813612" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:40 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 15/18] fpga: dfl: allocate platform device after feature device data Date: Tue, 19 Nov 2024 20:10:31 -0500 Message-ID: <20241120011035.230574-16-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Delay calling platform_device_alloc() from build_info_create_dev() to feature_dev_register(), now that the feature device data contains all necessary data to create the feature device. This completes the new function feature_dev_register(), which will be reused in a subsequent commit to fully recreate the feature device when assigning a port. In the function feature_dev_unregister(), reset the device pointer in the feature data to NULL to signal that the platform device has been destroyed. This will substitute device_is_registered() in a subsequent commit. Reset the device pointer of each sub feature for consistency. Convert is_feature_dev_detected() to check whether binfo->type is not DFL_ID_MAX for deciding whether a feature device was detected during feature parsing, instead of checking binfo->feature_dev for non-NULL. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal --- Changes since v4: - Merge patch "convert is_feature_dev_detected() to use FIU type". After the former patch was applied but not yet this patch, there was a window between binfo->type already holding a valid DFL id but binfo->feature_dev still NULL, where is_feature_dev_detected() would yield a different result, e.g., when build_info_create_dev() failed. - Move reset of device pointer in feature data to NULL in the function feature_dev_unregister() from the patch "fpga: dfl: factor out feature device registration" to this patch, which contains the corresponding initialization of the device pointer in feature_dev_register(). - In the function feature_dev_unregister(), reset the device pointer of each sub feature to NULL for consistency. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 72 ++++++++++++++++++++++------------------------ 1 file changed, 34 insertions(+), 38 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index aeae5befc6c6..91f12272da3e 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -681,7 +681,6 @@ EXPORT_SYMBOL_GPL(dfl_fpga_dev_ops_unregister); * @nr_irqs: number of irqs for all feature devices. * @irq_table: Linux IRQ numbers for all irqs, indexed by local irq index = of * this device. - * @feature_dev: current feature device. * @type: the current FIU type. * @ioaddr: header register region address of current FIU in enumeration. * @start: register resource start of current FIU. @@ -695,7 +694,6 @@ struct build_feature_devs_info { unsigned int nr_irqs; int *irq_table; =20 - struct platform_device *feature_dev; enum dfl_id_type type; void __iomem *ioaddr; resource_size_t start; @@ -750,7 +748,6 @@ static void dfl_id_free_action(void *arg) static struct dfl_feature_dev_data * binfo_create_feature_dev_data(struct build_feature_devs_info *binfo) { - struct platform_device *fdev =3D binfo->feature_dev; enum dfl_id_type type =3D binfo->type; struct dfl_feature_info *finfo, *p; struct dfl_feature_dev_data *fdata; @@ -773,7 +770,6 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) if (!fdata->resources) return ERR_PTR(-ENOMEM); =20 - fdata->dev =3D fdev; fdata->type =3D type; =20 fdata->pdev_id =3D dfl_id_alloc(type, binfo->dev); @@ -784,8 +780,6 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) if (ret) return ERR_PTR(ret); =20 - fdev->id =3D fdata->pdev_id; - fdata->pdev_name =3D dfl_devs[type].name; fdata->num =3D binfo->feature_num; fdata->dfl_cdev =3D binfo->cdev; @@ -809,7 +803,6 @@ binfo_create_feature_dev_data(struct build_feature_devs= _info *binfo) unsigned int i; =20 /* save resource information for each feature */ - feature->dev =3D fdev; feature->id =3D finfo->fid; feature->revision =3D finfo->revision; feature->dfh_version =3D finfo->dfh_version; @@ -868,18 +861,6 @@ binfo_create_feature_dev_data(struct build_feature_dev= s_info *binfo) static int build_info_create_dev(struct build_feature_devs_info *binfo) { - enum dfl_id_type type =3D binfo->type; - struct platform_device *fdev; - - /* - * we use -ENODEV as the initialization indicator which indicates - * whether the id need to be reclaimed - */ - fdev =3D platform_device_alloc(dfl_devs[type].name, -ENODEV); - if (!fdev) - return -ENOMEM; - - binfo->feature_dev =3D fdev; binfo->feature_num =3D 0; =20 INIT_LIST_HEAD(&binfo->sub_features); @@ -895,32 +876,59 @@ build_info_create_dev(struct build_feature_devs_info = *binfo) static int feature_dev_register(struct dfl_feature_dev_data *fdata) { struct dfl_feature_platform_data pdata =3D {}; - struct platform_device *fdev =3D fdata->dev; + struct platform_device *fdev; + struct dfl_feature *feature; int ret; =20 + fdev =3D platform_device_alloc(fdata->pdev_name, fdata->pdev_id); + if (!fdev) + return -ENOMEM; + + fdata->dev =3D fdev; + fdev->dev.parent =3D &fdata->dfl_cdev->region->dev; fdev->dev.devt =3D dfl_get_devt(dfl_devs[fdata->type].devt_type, fdev->id= ); =20 + dfl_fpga_dev_for_each_feature(fdata, feature) + feature->dev =3D fdev; + ret =3D platform_device_add_resources(fdev, fdata->resources, fdata->resource_num); if (ret) - return ret; + goto err_put_dev; =20 pdata.fdata =3D fdata; ret =3D platform_device_add_data(fdev, &pdata, sizeof(pdata)); if (ret) - return ret; + goto err_put_dev; =20 ret =3D platform_device_add(fdev); if (ret) - return ret; + goto err_put_dev; =20 return 0; + +err_put_dev: + platform_device_put(fdev); + + fdata->dev =3D NULL; + + dfl_fpga_dev_for_each_feature(fdata, feature) + feature->dev =3D NULL; + + return ret; } =20 static void feature_dev_unregister(struct dfl_feature_dev_data *fdata) { + struct dfl_feature *feature; + platform_device_unregister(fdata->dev); + + fdata->dev =3D NULL; + + dfl_fpga_dev_for_each_feature(fdata, feature) + feature->dev =3D NULL; } =20 static int build_info_commit_dev(struct build_feature_devs_info *binfo) @@ -939,16 +947,7 @@ static int build_info_commit_dev(struct build_feature_= devs_info *binfo) if (binfo->type =3D=3D PORT_ID) dfl_fpga_cdev_add_port_data(binfo->cdev, fdata); else - binfo->cdev->fme_dev =3D get_device(&binfo->feature_dev->dev); - - /* - * reset it to avoid build_info_free() freeing their resource. - * - * The resource of successfully registered feature devices - * will be freed by platform_device_unregister(). See the - * comments in build_info_create_dev(). - */ - binfo->feature_dev =3D NULL; + binfo->cdev->fme_dev =3D get_device(&fdata->dev->dev); =20 /* reset the binfo for next FIU */ binfo->type =3D DFL_ID_MAX; @@ -965,8 +964,6 @@ static void build_info_free(struct build_feature_devs_i= nfo *binfo) kfree(finfo); } =20 - platform_device_put(binfo->feature_dev); - devm_kfree(binfo->dev, binfo); } =20 @@ -1247,7 +1244,7 @@ static int parse_feature_port_afu(struct build_featur= e_devs_info *binfo, return create_feature_instance(binfo, ofst, size, FEATURE_ID_AFU); } =20 -#define is_feature_dev_detected(binfo) (!!(binfo)->feature_dev) +#define is_feature_dev_detected(binfo) ((binfo)->type !=3D DFL_ID_MAX) =20 static int parse_feature_afu(struct build_feature_devs_info *binfo, resource_size_t ofst) @@ -1261,8 +1258,7 @@ static int parse_feature_afu(struct build_feature_dev= s_info *binfo, case PORT_ID: return parse_feature_port_afu(binfo, ofst); default: - dev_info(binfo->dev, "AFU belonging to FIU %s is not supported yet.\n", - binfo->feature_dev->name); + dev_info(binfo->dev, "AFU belonging to FIU is not supported yet.\n"); } =20 return 0; --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 487671474A5; Wed, 20 Nov 2024 01:11:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065110; cv=none; b=DqDIdpU+DPrcDjdpC0Rcafm0lFK2ruRQNGwHKkkl2hz4PFl75lGR+SoA2cFwqNzb6gV1I3RaVVir+le5JGN1mrEuzqcZ/R6bsohs6RWgl84nRk1maFBBtB/XU88kJHfEu6ynqcxaqIafpxUZ+OgSOiZNOgC7uRgprpCv4w+TUvs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065110; c=relaxed/simple; bh=xp3RlZfzVTWveBY4glj257I12Rv13of4juVhCN8tddE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IgG5KgZhXMOV79E8wR9P3PLLbdp/I++C9oDxUuLMHCnTqD4/G4x1ZvlSx2NcShorePyI+y79+2D4UqAv5/xT43IskkNg2PLYfroEi6tEHaOM81CcKTmXY2fPlQ/eVSK3x4ESKLPQRWne21U6hCag+gzkpmNOcGRV6ReehbbJQ94= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Co1Wt8bV; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Co1Wt8bV" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065109; x=1763601109; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=xp3RlZfzVTWveBY4glj257I12Rv13of4juVhCN8tddE=; b=Co1Wt8bV/mFFr0eAUERqsyNHLZWoLFZoY6Bzv+zNX7vE/RJ8FZeJLKBw jKZjiZq4pUMTLzxVFJTdZRzSHxADSDGztBO/wtzQmB8Hrv3hByDKvuqTz 84U/jxpiJ9weCEKezlr03OfLX+yOLXJc3FEprhVcLggKFyg4v8eO56OAD 8nPyLPkGY177nIO2DiJyZjahVyvGPdG+35UQh+d5BM43KatCIIb7UX0YZ HqlTkfBJbhQ2truQsplotWk/XZwUdy26rfV2MEU85eB6ldvESehOUAHCH dCI33pyK2l9/lyJOlPqf9YOu9Dav0Pjp4ymEP640KvT7IcbTCURm8775W w==; X-CSE-ConnectionGUID: iocxHCcSRHqIShjgigpf6A== X-CSE-MsgGUID: Z3amp7hpTSyOKfVsBuADkA== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613033" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613033" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: 7c1PbKxwSS+myjIPXzQRdg== X-CSE-MsgGUID: wiRLrVMeS4uOiMEBrquvWA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813615" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 16/18] fpga: dfl: remove unneeded function build_info_create_dev() Date: Tue, 19 Nov 2024 20:10:32 -0500 Message-ID: <20241120011035.230574-17-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Remove the function build_info_create_dev(), which no longer serves its original purpose now that the allocation of the platform device has been moved to feature_dev_register(). Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal --- Changes since v4: - Revise commit description to be confirmative, from (the function) "may be removed" to "Remove the function". Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 17 ++--------------- 1 file changed, 2 insertions(+), 15 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 91f12272da3e..203b14e292b4 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -858,16 +858,6 @@ binfo_create_feature_dev_data(struct build_feature_dev= s_info *binfo) return fdata; } =20 -static int -build_info_create_dev(struct build_feature_devs_info *binfo) -{ - binfo->feature_num =3D 0; - - INIT_LIST_HEAD(&binfo->sub_features); - - return 0; -} - /* * register current feature device, it is called when we need to switch to * another feature parsing or we have parsed all features on given device @@ -1326,11 +1316,8 @@ static int parse_feature_fiu(struct build_feature_de= vs_info *binfo, return -EINVAL; =20 binfo->type =3D type; - - /* create platform device for dfl feature dev */ - ret =3D build_info_create_dev(binfo); - if (ret) - return ret; + binfo->feature_num =3D 0; + INIT_LIST_HEAD(&binfo->sub_features); =20 ret =3D create_feature_instance(binfo, 0, 0, 0); if (ret) --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 18B1514885D; Wed, 20 Nov 2024 01:11:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065111; cv=none; b=GWFHl3oKmHWMRNZsbVx83cMIXhUTtwDVEysxaC/63qNYoV/u58VbleQxIXbqTdbCuYG7Ak9j+p32UKM0MWKhdcvavJKjRlYv8AOridjV2CO2cYisnWpKI5aaX9hKVHRiG/ilBoc59BlfvO47wKX+9ftGpCFtwOD2OCx7L1l/Kn8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065111; c=relaxed/simple; bh=J098Ry0xDLSZ5e33vmElAllzS+/5XVjHikmeVCGgdHU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kgdoWi0Qgcc81tVxLa/KlFxrA5SvZPE0ec0VZwgduHFUxpSySiVZ4aQtR1JY6WvtGTM+GbOaaKr9Wol52PyKwsYthouw8bgqNoQwluSo6etXdndthDxh6S98hQAfn8bkmQetGKJqXQayC1DjW99O/yW59vSWxho78q6K7jwyxZw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=aTNh5pPn; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="aTNh5pPn" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065110; x=1763601110; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=J098Ry0xDLSZ5e33vmElAllzS+/5XVjHikmeVCGgdHU=; b=aTNh5pPnThZRmCf1NmOph5sPxUEhjsGvhfx3q/WdO3CpWSO/P7Et7ORY Keuc/nMmQrH+1O8wfsLP4/tsELnkde5iBn5nPwJKlD/zopZpQ484uFkXW sQxJXHgH83wNHV+FIpOGvFaSdNtQo23NnogBiYuJ7Y9LC1m6pCT09NGfo /c9aZy8a1HVwIrg8Sk4TD8lYZjbp7IlcQno7+VB621ChszAm1YAo6TWUe 0Cxr6FGXVluTRvTM98z2+QUZfSy8SPBqhLAmviOgL/Ai2R9WMPjhDPcBR Xwzi4FbZvKDrubqYV6tvBZJxYAb17Ru3zjPpO6IDLOwh+5JWwRx0SV/5n g==; X-CSE-ConnectionGUID: KI8euct7SMWWbExPoTfiAA== X-CSE-MsgGUID: udTWtG+0RdGNCpRfAu63wA== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613035" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613035" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: xR6gDIG+RomifaTMvfIpnw== X-CSE-MsgGUID: Sye87lmRSYejCVBLTkOqkg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813619" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Peter Colberg Subject: [PATCH v5 17/18] fpga: dfl: drop unneeded get_device() and put_device() of feature device Date: Tue, 19 Nov 2024 20:10:33 -0500 Message-ID: <20241120011035.230574-18-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The feature device data was originally stored as platform data, hence the memory allocation was tied to the lifetime of the feature device. Now that the feature device data is tied to the lifetime of the DFL PCIe FPGA device instead, get_device() and put_device() are no longer needed. Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl-fme-br.c | 2 -- drivers/fpga/dfl.c | 16 +++++----------- drivers/fpga/dfl.h | 5 ----- 3 files changed, 5 insertions(+), 18 deletions(-) diff --git a/drivers/fpga/dfl-fme-br.c b/drivers/fpga/dfl-fme-br.c index 5c60a38ec76c..a298a041877b 100644 --- a/drivers/fpga/dfl-fme-br.c +++ b/drivers/fpga/dfl-fme-br.c @@ -85,8 +85,6 @@ static void fme_br_remove(struct platform_device *pdev) =20 fpga_bridge_unregister(br); =20 - if (priv->port_fdata) - put_device(&priv->port_fdata->dev->dev); if (priv->port_ops) dfl_fpga_port_ops_put(priv->port_ops); } diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 203b14e292b4..d4b8df4e0ebc 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -734,7 +734,6 @@ static void dfl_fpga_cdev_add_port_data(struct dfl_fpga= _cdev *cdev, { mutex_lock(&cdev->lock); list_add(&fdata->node, &cdev->port_dev_list); - get_device(&fdata->dev->dev); mutex_unlock(&cdev->lock); } =20 @@ -1645,7 +1644,6 @@ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cde= v *cdev) platform_device_put(port_dev); =20 list_del(&fdata->node); - put_device(&port_dev->dev); } mutex_unlock(&cdev->lock); =20 @@ -1677,7 +1675,7 @@ __dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *= cdev, void *data, struct dfl_feature_dev_data *fdata; =20 list_for_each_entry(fdata, &cdev->port_dev_list, node) { - if (match(fdata, data) && get_device(&fdata->dev->dev)) + if (match(fdata, data)) return fdata; } =20 @@ -1728,19 +1726,17 @@ int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev= *cdev, int port_id) =20 if (!device_is_registered(&fdata->dev->dev)) { ret =3D -EBUSY; - goto put_dev_exit; + goto unlock_exit; } =20 mutex_lock(&fdata->lock); ret =3D dfl_feature_dev_use_begin(fdata, true); mutex_unlock(&fdata->lock); if (ret) - goto put_dev_exit; + goto unlock_exit; =20 platform_device_del(fdata->dev); cdev->released_port_num++; -put_dev_exit: - put_device(&fdata->dev->dev); unlock_exit: mutex_unlock(&cdev->lock); return ret; @@ -1771,20 +1767,18 @@ int dfl_fpga_cdev_assign_port(struct dfl_fpga_cdev = *cdev, int port_id) =20 if (device_is_registered(&fdata->dev->dev)) { ret =3D -EBUSY; - goto put_dev_exit; + goto unlock_exit; } =20 ret =3D platform_device_add(fdata->dev); if (ret) - goto put_dev_exit; + goto unlock_exit; =20 mutex_lock(&fdata->lock); dfl_feature_dev_use_end(fdata); mutex_unlock(&fdata->lock); =20 cdev->released_port_num--; -put_dev_exit: - put_device(&fdata->dev->dev); unlock_exit: mutex_unlock(&cdev->lock); return ret; diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index 2e38c42b3920..95539f1213cb 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -551,11 +551,6 @@ struct dfl_fpga_cdev * dfl_fpga_feature_devs_enumerate(struct dfl_fpga_enum_info *info); void dfl_fpga_feature_devs_remove(struct dfl_fpga_cdev *cdev); =20 -/* - * need to drop the device reference with put_device() after use port plat= form - * device returned by __dfl_fpga_cdev_find_port and dfl_fpga_cdev_find_port - * functions. - */ struct dfl_feature_dev_data * __dfl_fpga_cdev_find_port_data(struct dfl_fpga_cdev *cdev, void *data, int (*match)(struct dfl_feature_dev_data *, void *)); --=20 2.47.0 From nobody Mon Nov 25 14:47:29 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 04DFC14F12D; Wed, 20 Nov 2024 01:11:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065114; cv=none; b=ONcyp2582jzSAS790TOlopQofab4pmciDZ3N6glML/yH4ngo++m5dWklfzw7D4jPXSDyP910+qVhmsoR0FYz+Z36xU/f4c/J9ig68ylfqrWr+AYyPmvd2gQno+eVKdS0omqqhzrFQyuIG3OF7pbHY7+wCXDEPxsnm3jnUUytmSY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732065114; c=relaxed/simple; bh=RxW4J+F2v4aAnLswBVya46uekQUHr6rRIs+ONgrBVms=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YnbrxBJ3B+OFuWkR3Jf4YXwKhSwAc8Svq7hk6B3HqtcZtv6aj3u77gyhlZhmyjDjd0IHWEYtLn0Le+m+mcbyqcX6DLOa6nGh9TpOZT9Allwj/aHsMuO4lOWve+IFOuDleie2hw50mnsQogrkJ4DBBQ5P9WY8g4f+CtOOHi8qrek= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=WVMYIBjN; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="WVMYIBjN" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732065112; x=1763601112; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=RxW4J+F2v4aAnLswBVya46uekQUHr6rRIs+ONgrBVms=; b=WVMYIBjN9kF6oVfxvV3Ru8ZQeOOE6Gg3BD4cs51HkpxvUHdbaGhL1lcM qdoBqJZHcJj6yDS2Ev15WfhI+o49LTBtP2LiHMEoYJRrbrMZSQKBsw+UO a7bbWXOEdNadCiPvhG2u6zd0/fjj7UaRi8E6QqRitH0PiuT1OJfMVbmn0 sESHzWtZxCZ4Yr5EdM1zz4m0rZGYYA9itsi0/ToOL2+1u0zRU4OajmwY2 8ZbrAOcEtV0ee3X2D5h9Oo3kQOPSm4CpEiBptC0kUXBHTF8SpY8liEJfp 4KUhwwFxGZs0FGQvNAewavZYpgH6eRIYCXHg8ZwMCDfutP6r5pvcdl3PB Q==; X-CSE-ConnectionGUID: A1J6WQOhQFiEYoRBFBn0SQ== X-CSE-MsgGUID: EFGN/TUeQfyrfFqqLdtRpQ== X-IronPort-AV: E=McAfee;i="6700,10204,11261"; a="42613036" X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="42613036" Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 X-CSE-ConnectionGUID: PGl6GEhpTI+M3LxY+QUkhQ== X-CSE-MsgGUID: 9qf0cGapSHe0hVRjCZKFgA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,168,1728975600"; d="scan'208";a="93813622" Received: from sj-4150-psse-sw-opae-dev3.sj.altera.com ([10.244.138.109]) by fmviesa003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Nov 2024 17:11:41 -0800 From: Peter Colberg To: Wu Hao , Tom Rix , Moritz Fischer , Xu Yilun , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Russ Weight , Marco Pagani , Matthew Gerlach , Basheer Ahmed Muddebihal , Russ Weight , Peter Colberg Subject: [PATCH v5 18/18] fpga: dfl: destroy/recreate feature platform device on port release/assign Date: Tue, 19 Nov 2024 20:10:34 -0500 Message-ID: <20241120011035.230574-19-peter.colberg@intel.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241120011035.230574-1-peter.colberg@intel.com> References: <20241120011035.230574-1-peter.colberg@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Xu Yilun Now that the internal DFL APIs have been converted to consume DFL enumeration info from a separate structure, dfl_feature_dev_data, which lifetime is independent of the feature device, proceed to completely destroy and recreate the feature platform device on port release and assign, respectively. This resolves a longstanding issue in the use of platform_device_add(), which states to "not call this routine more than once for any device structure" and which used to print a kernel warning. The function feature_dev_unregister() resets the device pointer in the feature data to NULL to signal that the feature platform device has been destroyed. This substitutes the previous device_is_registered() checks. Signed-off-by: Xu Yilun Signed-off-by: Russ Weight Signed-off-by: Peter Colberg Reviewed-by: Matthew Gerlach Reviewed-by: Basheer Ahmed Muddebihal Acked-by: Xu Yilun --- Changes since v4: - No changes. Changes since v3: - New patch extracted from last patch of v3 series. --- drivers/fpga/dfl.c | 23 ++++++----------------- 1 file changed, 6 insertions(+), 17 deletions(-) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index d4b8df4e0ebc..b01fb446bc7c 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -1630,21 +1630,10 @@ EXPORT_SYMBOL_GPL(dfl_fpga_feature_devs_enumerate); */ void dfl_fpga_feature_devs_remove(struct dfl_fpga_cdev *cdev) { - struct dfl_feature_dev_data *fdata, *ptmp; - mutex_lock(&cdev->lock); if (cdev->fme_dev) put_device(cdev->fme_dev); =20 - list_for_each_entry_safe(fdata, ptmp, &cdev->port_dev_list, node) { - struct platform_device *port_dev =3D fdata->dev; - - /* remove released ports */ - if (!device_is_registered(&port_dev->dev)) - platform_device_put(port_dev); - - list_del(&fdata->node); - } mutex_unlock(&cdev->lock); =20 remove_feature_devs(cdev); @@ -1724,7 +1713,7 @@ int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *= cdev, int port_id) if (!fdata) goto unlock_exit; =20 - if (!device_is_registered(&fdata->dev->dev)) { + if (!fdata->dev) { ret =3D -EBUSY; goto unlock_exit; } @@ -1735,7 +1724,7 @@ int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *= cdev, int port_id) if (ret) goto unlock_exit; =20 - platform_device_del(fdata->dev); + feature_dev_unregister(fdata); cdev->released_port_num++; unlock_exit: mutex_unlock(&cdev->lock); @@ -1765,12 +1754,12 @@ int dfl_fpga_cdev_assign_port(struct dfl_fpga_cdev = *cdev, int port_id) if (!fdata) goto unlock_exit; =20 - if (device_is_registered(&fdata->dev->dev)) { + if (fdata->dev) { ret =3D -EBUSY; goto unlock_exit; } =20 - ret =3D platform_device_add(fdata->dev); + ret =3D feature_dev_register(fdata); if (ret) goto unlock_exit; =20 @@ -1820,7 +1809,7 @@ void dfl_fpga_cdev_config_ports_pf(struct dfl_fpga_cd= ev *cdev) =20 mutex_lock(&cdev->lock); list_for_each_entry(fdata, &cdev->port_dev_list, node) { - if (device_is_registered(&fdata->dev->dev)) + if (fdata->dev) continue; =20 config_port_pf_mode(cdev->fme_dev, fdata->id); @@ -1857,7 +1846,7 @@ int dfl_fpga_cdev_config_ports_vf(struct dfl_fpga_cde= v *cdev, int num_vfs) } =20 list_for_each_entry(fdata, &cdev->port_dev_list, node) { - if (device_is_registered(&fdata->dev->dev)) + if (fdata->dev) continue; =20 config_port_vf_mode(cdev->fme_dev, fdata->id); --=20 2.47.0