From nobody Fri Nov 22 22:53:41 2024 Received: from mail-lj1-f174.google.com (mail-lj1-f174.google.com [209.85.208.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57321189902 for ; Fri, 15 Nov 2024 06:59:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731653970; cv=none; b=q5Zg04umCXpenu8CMfSv9byXzmlwfkjvsQUhqWPR5fxOaZVLGuXHYKlHMcapQLCbXFz/Ffdws22BxtlbGWML/sp5TWMTbTe0DfOEDhih8o6V+3aGCxvWwGf6PW3YwWUmboNY8yRaOv4Jzc4lybB4x4s7O7qHpzkDiZdHbLfAoqA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731653970; c=relaxed/simple; bh=HXNjR8Sm/+nBUm59cnvLQV1bXfEUUnciRNOgqIuawLw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Lll28Glx8oMM6sLIWNpxcpIZhwLYye8/dnK/ZNvhcxvSzu1Hv5YVViiqhq+kl9fkQymja21rri5JR1YkHHuUJKEYzYbSsO0qwbDGT08D6Q049adPHGmELFeBkPuIEMjzI8b910/o6UItoaHHjZ0y6c90bhd92jui34oZfgFbYiU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=p3aLKwft; arc=none smtp.client-ip=209.85.208.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="p3aLKwft" Received: by mail-lj1-f174.google.com with SMTP id 38308e7fff4ca-2fb388e64b0so14224531fa.0 for ; Thu, 14 Nov 2024 22:59:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1731653965; x=1732258765; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=awbFiXiCJ3TWVxhnMYPxaTyDtWQawLpXURyhC6EJAKU=; b=p3aLKwftmaAySIWVIzUiJQVayxQyc9Meha/T4l5IOLBCjzywoufpQBWfxQMf2RXtVD b/EdlZuwnisizy5E+z9IfYAQACM1cjThX38m6eMvDPgDXLoL2R/b3F10Oov5xZUARfom X4K/mrOHT+4d/mfC8ifTwPnu7cjsf1ugmRJLkFWCkJ3+swSAVMf5PcNXz8bZ5qym8i5X 1B983ALX0u/9gOZTx49SX0/ZaMT7vZRCOLZho5+XHsE88mpLPW+fAjtvI3TkZJaCPMWf fX2qisMHF0Q4NyEfVL8Qw3g3UtM4nHE2BnXa8tEnHfjXEVFfijBRjXlopPCZAy+FbTya lYlw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1731653965; x=1732258765; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=awbFiXiCJ3TWVxhnMYPxaTyDtWQawLpXURyhC6EJAKU=; b=mT2HvMEa4TXdcNsRN2L0RWAYodnkdF66acerG8BcwT/3KvHhxAxWdV26fwuq/rwy6b ZZWOydNt241qWrknZeu96EGCVj9UmwNcjJwRKQ4SFlVb51QOe0myr5NKfl2aUF2HLndx p3yFZS/ig73qXNMKfCd2bGG47apGXT3CESdPbsOrre8Dbsm3ME7XW5W0/pxsUA4z/N4B m48cD5I6X3lJUKe2JjNKP78Qwkz1fGbi2HvfCVWuHQ1ZSAj6j0Xau0M1od/aFULpej0z N5hvF44JYR/sZX5UPRTI2wiWnnXkWqy507hXj7Fty9voSYDPiAhn3rDwZMlKyxE/3nlL iRNQ== X-Forwarded-Encrypted: i=1; AJvYcCUK/YZnjdyEH0eNCAvbBv4uJX/4Q8aYagr3tyavoMmM2ixaKeWFfgrDnKePGJfVEwq2zmSB2qEvcbxXdzk=@vger.kernel.org X-Gm-Message-State: AOJu0YzyogIFVa80bF0xO1cw2v3JEJJ8aPd+pjiZc3L/on2BqUGh24pK mLAIZLPE4Ijd4VM4AugS5B3+SCSXJUizbk0FrV8c0CF8ID0l9iiSJ3uQgEIRkA2WYsS8fxKBn7l I X-Google-Smtp-Source: AGHT+IFz7o/EEIflFQcZ7DSu8KT8HNlKcJb54KLUkcojE+7YN8KCS3Dmh8cjnKGEHPikBwI06WST3w== X-Received: by 2002:a05:651c:906:b0:2fb:5c20:43e0 with SMTP id 38308e7fff4ca-2ff6062c366mr6729681fa.15.1731653965484; Thu, 14 Nov 2024 22:59:25 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-2ff5988ffdbsm4438281fa.111.2024.11.14.22.59.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Nov 2024 22:59:24 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 15 Nov 2024 08:59:20 +0200 Subject: [PATCH RFC 1/2] arm64: dts: qcom: sm8450: move board clocks to DTS files Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241115-fix-board-clocks-v1-1-8cb00a4f57c2@linaro.org> References: <20241115-fix-board-clocks-v1-0-8cb00a4f57c2@linaro.org> In-Reply-To: <20241115-fix-board-clocks-v1-0-8cb00a4f57c2@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3540; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=HXNjR8Sm/+nBUm59cnvLQV1bXfEUUnciRNOgqIuawLw=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ7rZRw/xmzkvBPk/1yrLMe13F1ERPdFpvdH+jeo9lw8hw R/eVuV1MhqzMDByMciKKbL4FLRMjdmUHPZhx9R6mEGsTCBTGLg4BWAin/ez/881DPMR7uiwz5BX 6Mr5aa5Q/sh/ukPIjlAzzUUHZ5YKKWg81dDWl5n92GLmhBc7nf9G8IUw3S2Y0eUlnPbWUr6Pv/P tVtdbRUHMnFxBoS/CdioZsGrN7X7Nw+FlXLWvL/l2y4HH14oY38UH3bUKS1O8fGzajw3ySc2PPH X54899eGbEa+rW9OjNzDVd7em8/+4E2Cf+l5zwdUvM+vd35tQ93954OfKWwo2sXTue31Fml9/1+ Xymw4rvkxQWfSzR2LPY5NgN2/v3TcL+TzZdOyVvQ1Hoz7nLizbKpMx1erQp26uzmkN+oVPmuttJ /3wSrI3NTAp3RHs0CMdVd4llXCybJJln/aG3tqZIw3oJAA== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A SM8450 is one of the platforms where board-level clocks (XO, sleep) are fully defined in the SoC dtsi file. This is not correct and doesn't fully follow the DT guidelines. Move these two clocks to the board files completely. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8450-hdk.dts | 14 ++++++++++++++ arch/arm64/boot/dts/qcom/sm8450-qrd.dts | 14 ++++++++++++++ arch/arm64/boot/dts/qcom/sm8450-sony-xperia-nagara.dtsi | 14 ++++++++++++++ arch/arm64/boot/dts/qcom/sm8450.dtsi | 14 -------------- 4 files changed, 42 insertions(+), 14 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8450-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8450-hdk.dts index 2ff40a120aadf9e7556bb568b5c99847584189fa..f50a6cbd4b6800a0236f1e5b4e0= 242c50472cbf3 100644 --- a/arch/arm64/boot/dts/qcom/sm8450-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8450-hdk.dts @@ -59,6 +59,20 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <76800000>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32000>; + }; + }; + hdmi-out { compatible =3D "hdmi-connector"; type =3D "a"; diff --git a/arch/arm64/boot/dts/qcom/sm8450-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8450-qrd.dts index 8c39fbcaad802893870141582731ea8105994dd1..c330f019a4ed42ee8a0ead2cd39= c6b1dc45cb1b7 100644 --- a/arch/arm64/boot/dts/qcom/sm8450-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8450-qrd.dts @@ -28,6 +28,20 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <76800000>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32000>; + }; + }; + vph_pwr: vph-pwr-regulator { compatible =3D "regulator-fixed"; regulator-name =3D "vph_pwr"; diff --git a/arch/arm64/boot/dts/qcom/sm8450-sony-xperia-nagara.dtsi b/arch= /arm64/boot/dts/qcom/sm8450-sony-xperia-nagara.dtsi index cc1335a07a35c7a4239d684f978d958f7d47f533..135666c96493c65ed4d926df739= 6f170f9b36356 100644 --- a/arch/arm64/boot/dts/qcom/sm8450-sony-xperia-nagara.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450-sony-xperia-nagara.dtsi @@ -28,6 +28,20 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <76800000>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32000>; + }; + }; + gpio-keys { compatible =3D "gpio-keys"; label =3D "gpio-keys"; diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 53147aa6f7e4acb102dd5dee51f0aec164b971c7..7dc183cc5c29374a19aabb36086= e27edfffeaf37 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -33,20 +33,6 @@ / { =20 chosen { }; =20 - clocks { - xo_board: xo-board { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <76800000>; - }; - - sleep_clk: sleep-clk { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <32000>; - }; - }; - cpus { #address-cells =3D <2>; #size-cells =3D <0>; --=20 2.39.5 From nobody Fri Nov 22 22:53:41 2024 Received: from mail-lj1-f180.google.com (mail-lj1-f180.google.com [209.85.208.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A71AA18A6D2 for ; Fri, 15 Nov 2024 06:59:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731653971; cv=none; b=n2Cxfp0AMFSmzA3Jz2R3vD+Fq2pOZrm3ltnvo5a5mgRwZuAHLjZD2+X5gjdAO8yV6VdHdF6ih/eySiCS6O3xIP9XZlfx9ft9JOtASQKTAnz9r+oXG1aJoIsuddO+58NUqTIFtvWw8w6b5eDJACbjqcLjFsEJfjgTHLKefvZ2uXU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731653971; c=relaxed/simple; bh=IzxIqxEM17NnU8O1wqGzQo6xuWqEOreY2WiD1EYVXIg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UcxLUel/zN8pnfV8OU07+NYx0ONsZda/kUHVfRZo01FK/cFaX62B3vgAzI3i3owCFrzWUqBL2SIvdr+sGfFJmzNzZUqqBILRvs+HyJcaM8gcB3rTa3J8G9++vUehXHrb4JKvo0/KteXwwIgTP694hvpzw1Jgj83npfFILIufskI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=v5ydfwDG; arc=none smtp.client-ip=209.85.208.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="v5ydfwDG" Received: by mail-lj1-f180.google.com with SMTP id 38308e7fff4ca-2ff5d2b8f0eso8822481fa.3 for ; Thu, 14 Nov 2024 22:59:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1731653968; x=1732258768; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=a+fKhg3HP8gMufM+S/hGnQD8Wwi4Hu8gIzMM0mqvlhU=; b=v5ydfwDGSaJRN8aENt8WXUk0YO36kBbXSpLa0xJPD8IlnVH8JBgH8UfOeyukzeW5SV JyjHSgV15+syHd7qkMZwlo9BEqd8k0QKCAYU5SJF0uoT/tIChBy6PuCmTpouRHLSMT0c aEjVPnmhbpBZCKb+yP1c0IVC3jmqiTGWFNWNFme95aE8KkEv/vkVEeH+OjzkR6yfDpS/ g9nh8EuWppbXKBmXeJWZt8cQ+l5vkL/9l6zEM2gVzA41jKWEFhrzhVxmR3yI0Pjg/mXr eDn+eOXZah5Avxm/qNtb9mMtRDGTNrStEJ82dVMIyEStKMXZmMoNe9QO/a96O2FQv4Oy 3vfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1731653968; x=1732258768; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=a+fKhg3HP8gMufM+S/hGnQD8Wwi4Hu8gIzMM0mqvlhU=; b=wggwFDMihchdzuVhFoXaoi0qRfAP4NxfnrGXS6QMg7jLQNRAzhmk/i636RQ0vjl5ol 3LHUdJIU4s1Upk8WrRiIH6wlaDkUqc5QkoZEZpB/M2p3q6g3EdKuY7JDFtwzWYLSI5hV MO1IXoCWNKhdvUbM0TDpArfedx0NBLqX9OcaAguDdkkO/hOaVEQnYiPPIEQ8P7Pps2vT Vg7cvNKtzgUQ4GmZyFtpd9JGwVFzJ6bFbu4qw5h/emzZlNeLEhAtCK8zmKJUXYMKad6N b2SRxRV6SWH+ScB0Z/1+w584+YlxK3UTOtDX7GGQIOj+wlfTSLY3krYGx7dkMVp3De54 ZP8A== X-Forwarded-Encrypted: i=1; AJvYcCUgGyDqQCgcX5NUf37T39cFE+gq8DWkqHvLzlaauHIT/ukRBV1FYf9C2X6X3SAzmeZjqQibErPv4OUTHzw=@vger.kernel.org X-Gm-Message-State: AOJu0YxvNa9ai6r55QBBXxZsKpCrqoQKC9v4TAKDJJxFBSRfDTZHxVjv uq7KAXMJgaik6skKn7xQlaKw+CeuBksDu9YqAhtlt40Mt1ugzm5MBtLimg+yDrM= X-Google-Smtp-Source: AGHT+IFEi6Fm4iuPSnT4O4bDV4e9ph8Wdx09JdswEoyj75QsjVr25rkYDIyD86Tkx+xIDte2owhy7A== X-Received: by 2002:a2e:a914:0:b0:2fb:5a19:5b9b with SMTP id 38308e7fff4ca-2ff606100c8mr8875691fa.8.1731653967833; Thu, 14 Nov 2024 22:59:27 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-2ff5988ffdbsm4438281fa.111.2024.11.14.22.59.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Nov 2024 22:59:26 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 15 Nov 2024 08:59:21 +0200 Subject: [PATCH RFC 2/2] arm64: dts: qcom: sm8650: move board clocks to DTS files Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241115-fix-board-clocks-v1-2-8cb00a4f57c2@linaro.org> References: <20241115-fix-board-clocks-v1-0-8cb00a4f57c2@linaro.org> In-Reply-To: <20241115-fix-board-clocks-v1-0-8cb00a4f57c2@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=4407; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=IzxIqxEM17NnU8O1wqGzQo6xuWqEOreY2WiD1EYVXIg=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnNvFI4buOT0DOMP9DWbc2CxbO/1KwFbi3tJ2mO U4P0rHjRB+JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZzbxSAAKCRCLPIo+Aiko 1fNMB/47gnBCIM9kpQE7G8XUnT/GiAsdg2sLFhTYsTxpWboQlyKE/LlS8fF/PwK6bEZjHQzLrj5 TocHNLigiqcJPdfKw99RKm2btOx6pn7xaYKSa0y0wYPKJdRMHhnFlEUL2lMy39tqDVNPYC/xxhA CbhnQy4AAWC5UiLofu8MPWgPD7CBkmGwYJqLUdF8s72OiXiznJUpHyPgZ+acq2QZgbvZkq2aLQ7 0mGa+7hzfvrfiotrDIKBcsEQ99mbjC8kuMDRByv42sAqLvGYD1fTKdwgiC1H3LXeB4if8wft/lH PJcFU93S/uimp4oScKHUt9bdLfzBbrT6ImYbdyLn85zAtwZ6 X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A SM8650 is one of the platforms where board-level clocks (XO, sleep) definitions are split between the SoC dtsi file and the board file. This is not correct, as these two clocks are not a part of the SoC. Also such definitions don't fully follow the DT guidelines. Move these two clocks to the board files completely. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8650-hdk.dts | 22 ++++++++++++++-------- arch/arm64/boot/dts/qcom/sm8650-mtp.dts | 22 ++++++++++++++-------- arch/arm64/boot/dts/qcom/sm8650-qrd.dts | 22 ++++++++++++++-------- arch/arm64/boot/dts/qcom/sm8650.dtsi | 10 ---------- 4 files changed, 42 insertions(+), 34 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8650-hdk.dts index f00bdff4280af22f6f8b23e33238f53c602bc169..641bd817d75439bc6a050189565= 437e1c5ead3b5 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-hdk.dts @@ -30,6 +30,20 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <76800000>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32000>; + }; + }; + hdmi-out { compatible =3D "hdmi-connector"; type =3D "a"; @@ -1112,10 +1126,6 @@ &sdhc_2 { status =3D "okay"; }; =20 -&sleep_clk { - clock-frequency =3D <32000>; -}; - &swr0 { status =3D "okay"; =20 @@ -1337,7 +1347,3 @@ &usb_dp_qmpphy { &usb_dp_qmpphy_out { remote-endpoint =3D <&pmic_glink_ss_in>; }; - -&xo_board { - clock-frequency =3D <76800000>; -}; diff --git a/arch/arm64/boot/dts/qcom/sm8650-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8650-mtp.dts index 0db2cb03f252d19a1f8b171a562a8e06290c8a21..26ab08715473683082023ba53be= f7ff37e1fbb83 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-mtp.dts @@ -28,6 +28,20 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <76800000>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32000>; + }; + }; + pmic-glink { compatible =3D "qcom,sm8650-pmic-glink", "qcom,sm8550-pmic-glink", @@ -729,10 +743,6 @@ &sdhc_2 { status =3D "okay"; }; =20 -&sleep_clk { - clock-frequency =3D <32000>; -}; - &swr0 { status =3D "okay"; =20 @@ -884,7 +894,3 @@ &usb_dp_qmpphy { &usb_dp_qmpphy_out { remote-endpoint =3D <&pmic_glink_ss_in>; }; - -&xo_board { - clock-frequency =3D <76800000>; -}; diff --git a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8650-qrd.dts index c5e8c3c2df91a49476f49832c0bd6418f4dfae3d..2a512d75d15d01b14a1eabda875= f6d8fbe70a409 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-qrd.dts @@ -30,6 +30,20 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <76800000>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32000>; + }; + }; + gpio-keys { compatible =3D "gpio-keys"; =20 @@ -1040,10 +1054,6 @@ &remoteproc_mpss { status =3D "okay"; }; =20 -&sleep_clk { - clock-frequency =3D <32000>; -}; - &spi4 { status =3D "okay"; =20 @@ -1320,7 +1330,3 @@ &usb_dp_qmpphy { &usb_dp_qmpphy_out { remote-endpoint =3D <&redriver_ss_in>; }; - -&xo_board { - clock-frequency =3D <76800000>; -}; diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index 25e47505adcb790d09f1d2726386438487255824..b960d58210f8199e1f4e080ce50= cd574314fa3e8 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -35,16 +35,6 @@ / { chosen { }; =20 clocks { - xo_board: xo-board { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - }; - - sleep_clk: sleep-clk { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - }; - bi_tcxo_div2: bi-tcxo-div2-clk { compatible =3D "fixed-factor-clock"; #clock-cells =3D <0>; --=20 2.39.5