From nobody Sat Nov 23 15:19:50 2024 Received: from mx1.sberdevices.ru (mx2.sberdevices.ru [45.89.224.132]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C91C8219C8A; Tue, 12 Nov 2024 23:04:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=45.89.224.132 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731452694; cv=none; b=tBqwd18x9gaTL2st1PC4VE9KELzqsILyVVb4INoObkDPzUyvnQOasgTJcvQv28cTYEcmZ3WwDViJQIbtXRyEsVjnuLZGcPdj87FZsKJxo6hQH1cmf4ZAJAbKjy/ilJ9Hq2WnUPeThcvygutD+a6hF6w4GnoZUuZj6mRfgPf2v0Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731452694; c=relaxed/simple; bh=YR5F62nzTkm61DF6L9OZv0/1q2kDXISugNqaQYKb2YQ=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=OQtQ9v+gk5+5MWTO6Lw0w0xF4zPf5xH81nw/aUVLayuuE5AQTbhPExvmfkdlZppnBsZf3lqZnkhXOUmgE6a/MNFuY9TFDGnx2WVAQ/OXi5tAE+1xfw6vG4SwgqLnX5Fqkm0uVq4zU4M2F2F49x8wSixr+CYAGahnnYCHvYHqlOM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=salutedevices.com; spf=pass smtp.mailfrom=sberdevices.ru; dkim=pass (2048-bit key) header.d=salutedevices.com header.i=@salutedevices.com header.b=MRfpB8Xd; arc=none smtp.client-ip=45.89.224.132 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=salutedevices.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sberdevices.ru Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=salutedevices.com header.i=@salutedevices.com header.b="MRfpB8Xd" Received: from p-infra-ksmg-sc-msk02.sberdevices.ru (localhost [127.0.0.1]) by mx1.sberdevices.ru (Postfix) with ESMTP id 04BCD12000C; Wed, 13 Nov 2024 02:04:50 +0300 (MSK) DKIM-Filter: OpenDKIM Filter v2.11.0 mx1.sberdevices.ru 04BCD12000C DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=salutedevices.com; s=mail; t=1731452690; bh=kPV/BnBSZwkzP1CAXcGTb/b489Qh5Q8Y01cLz+m8DDY=; h=From:To:Subject:Date:Message-ID:MIME-Version:Content-Type:From; b=MRfpB8XdXJK8bRXK4NnkJk2RYcKoM9dPPJBoov+fpnyY6rc+EFcqgCctpjHo68Iar RbMH6LPaEZP9FDCMwzfTY2/ga9uYRM1tlVmN+9MwfT64Kgfy1/BcAa6E7jdcmwGeBX PuH/+dtT/xxTYlzuYggnhAx2DR/HVpMq7i2gsFwReV8acpWjQ8SgBNXl7qGbOzMWqk OVKL9PmlK2esYxGIiuM1Z4g4LOPp/kDxtQgzLP+wm74P1Vgubil3xuWt48TrBwVQis QxLW8m360fA87APCWW17icXme/suwXcdKHVrFSZw65hQ3qGxgKeNmF4oQ8BO5fzX5N slmJwuhM2+xSw== Received: from smtp.sberdevices.ru (p-i-exch-sc-m01.sberdevices.ru [172.16.192.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mx1.sberdevices.ru (Postfix) with ESMTPS; Wed, 13 Nov 2024 02:04:49 +0300 (MSK) From: Jan Dakinevich To: Jan Dakinevich , Conor Dooley , , Jerome Brunet , Kevin Hilman , "Krzysztof Kozlowski" , , , , , Martin Blumenstingl , Michael Turquette , Neil Armstrong , "Rob Herring" , Stephen Boyd Subject: [PATCH v5 2/3] dt-bindings: clock: axg-audio: document A1 SoC audio clock controller driver Date: Wed, 13 Nov 2024 02:04:42 +0300 Message-ID: <20241112230443.1406460-3-jan.dakinevich@salutedevices.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241112230443.1406460-1-jan.dakinevich@salutedevices.com> References: <20241112230443.1406460-1-jan.dakinevich@salutedevices.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: p-i-exch-a-m2.sberdevices.ru (172.24.196.120) To p-i-exch-a-m1.sberdevices.ru (172.24.196.116) X-KSMG-Rule-ID: 10 X-KSMG-Message-Action: clean X-KSMG-AntiSpam-Lua-Profiles: 189131 [Nov 12 2024] X-KSMG-AntiSpam-Version: 6.1.1.7 X-KSMG-AntiSpam-Envelope-From: YVDakinevich@sberdevices.ru X-KSMG-AntiSpam-Rate: 0 X-KSMG-AntiSpam-Status: not_detected X-KSMG-AntiSpam-Method: none X-KSMG-AntiSpam-Auth: dkim=none X-KSMG-AntiSpam-Info: LuaCore: 41 0.3.41 623e98d5198769c015c72f45fabbb9f77bdb702b, {Tracking_smtp_not_equal_from}, salutedevices.com:7.1.1;127.0.0.199:7.1.2;smtp.sberdevices.ru:7.1.1,5.0.1;d41d8cd98f00b204e9800998ecf8427e.com:7.1.1;sberdevices.ru:7.1.1,5.0.1, {Tracking_smtp_domain_mismatch}, {Tracking_smtp_domain_2level_mismatch}, {Tracking_sender_alignment_int}, {Tracking_white_helo}, FromAlignment: n X-MS-Exchange-Organization-SCL: -1 X-KSMG-AntiSpam-Interceptor-Info: scan successful X-KSMG-AntiPhishing: Clean X-KSMG-LinksScanning: Clean X-KSMG-AntiVirus: Kaspersky Secure Mail Gateway, version 2.0.1.6960, bases: 2024/11/12 21:10:00 #26864167 X-KSMG-AntiVirus-Status: Clean, skipped Content-Type: text/plain; charset="utf-8" Add device tree bindings for A1 SoC audio clock and reset controllers. Signed-off-by: Jan Dakinevich Acked-by: Conor Dooley --- .../clock/amlogic,axg-audio-clkc.yaml | 4 + .../dt-bindings/clock/amlogic,a1-audio-clkc.h | 139 ++++++++++++++++++ 2 files changed, 143 insertions(+) create mode 100644 include/dt-bindings/clock/amlogic,a1-audio-clkc.h diff --git a/Documentation/devicetree/bindings/clock/amlogic,axg-audio-clkc= .yaml b/Documentation/devicetree/bindings/clock/amlogic,axg-audio-clkc.yaml index fd7982dd4cea..10202b749001 100644 --- a/Documentation/devicetree/bindings/clock/amlogic,axg-audio-clkc.yaml +++ b/Documentation/devicetree/bindings/clock/amlogic,axg-audio-clkc.yaml @@ -18,6 +18,8 @@ description: properties: compatible: enum: + - amlogic,a1-audio-clkc + - amlogic,a1-audio-vad-clkc - amlogic,axg-audio-clkc - amlogic,g12a-audio-clkc - amlogic,sm1-audio-clkc @@ -114,6 +116,8 @@ allOf: compatible: contains: enum: + - amlogic,a1-audio-clkc + - amlogic,a1-audio-vad-clkc - amlogic,g12a-audio-clkc - amlogic,sm1-audio-clkc then: diff --git a/include/dt-bindings/clock/amlogic,a1-audio-clkc.h b/include/dt= -bindings/clock/amlogic,a1-audio-clkc.h new file mode 100644 index 000000000000..78e7a432d439 --- /dev/null +++ b/include/dt-bindings/clock/amlogic,a1-audio-clkc.h @@ -0,0 +1,139 @@ +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ +/* + * Copyright (c) 2024, SaluteDevices. All Rights Reserved. + * + * Author: Jan Dakinevich + */ + +#ifndef __A1_AUDIO_CLKC_BINDINGS_H +#define __A1_AUDIO_CLKC_BINDINGS_H + +#define AUD_CLKID_DDR_ARB 1 +#define AUD_CLKID_TDMIN_A 2 +#define AUD_CLKID_TDMIN_B 3 +#define AUD_CLKID_TDMIN_LB 4 +#define AUD_CLKID_LOOPBACK 5 +#define AUD_CLKID_TDMOUT_A 6 +#define AUD_CLKID_TDMOUT_B 7 +#define AUD_CLKID_FRDDR_A 8 +#define AUD_CLKID_FRDDR_B 9 +#define AUD_CLKID_TODDR_A 10 +#define AUD_CLKID_TODDR_B 11 +#define AUD_CLKID_SPDIFIN 12 +#define AUD_CLKID_RESAMPLE 13 +#define AUD_CLKID_EQDRC 14 +#define AUD_CLKID_LOCKER 15 +#define AUD_CLKID_MST_A_MCLK_SEL 16 +#define AUD_CLKID_MST_A_MCLK_DIV 17 +#define AUD_CLKID_MST_A_MCLK 18 +#define AUD_CLKID_MST_B_MCLK_SEL 19 +#define AUD_CLKID_MST_B_MCLK_DIV 20 +#define AUD_CLKID_MST_B_MCLK 21 +#define AUD_CLKID_MST_C_MCLK_SEL 22 +#define AUD_CLKID_MST_C_MCLK_DIV 23 +#define AUD_CLKID_MST_C_MCLK 24 +#define AUD_CLKID_MST_D_MCLK_SEL 25 +#define AUD_CLKID_MST_D_MCLK_DIV 26 +#define AUD_CLKID_MST_D_MCLK 27 +#define AUD_CLKID_MST_A_SCLK_PRE_EN 28 +#define AUD_CLKID_MST_A_SCLK_DIV 29 +#define AUD_CLKID_MST_A_SCLK_POST_EN 30 +#define AUD_CLKID_MST_A_SCLK 31 +#define AUD_CLKID_MST_B_SCLK_PRE_EN 32 +#define AUD_CLKID_MST_B_SCLK_DIV 33 +#define AUD_CLKID_MST_B_SCLK_POST_EN 34 +#define AUD_CLKID_MST_B_SCLK 35 +#define AUD_CLKID_MST_C_SCLK_PRE_EN 36 +#define AUD_CLKID_MST_C_SCLK_DIV 37 +#define AUD_CLKID_MST_C_SCLK_POST_EN 38 +#define AUD_CLKID_MST_C_SCLK 39 +#define AUD_CLKID_MST_D_SCLK_PRE_EN 40 +#define AUD_CLKID_MST_D_SCLK_DIV 41 +#define AUD_CLKID_MST_D_SCLK_POST_EN 42 +#define AUD_CLKID_MST_D_SCLK 43 +#define AUD_CLKID_MST_A_LRCLK_DIV 44 +#define AUD_CLKID_MST_A_LRCLK 45 +#define AUD_CLKID_MST_B_LRCLK_DIV 46 +#define AUD_CLKID_MST_B_LRCLK 47 +#define AUD_CLKID_MST_C_LRCLK_DIV 48 +#define AUD_CLKID_MST_C_LRCLK 49 +#define AUD_CLKID_MST_D_LRCLK_DIV 50 +#define AUD_CLKID_MST_D_LRCLK 51 +#define AUD_CLKID_TDMIN_A_SCLK_SEL 52 +#define AUD_CLKID_TDMIN_A_SCLK_PRE_EN 53 +#define AUD_CLKID_TDMIN_A_SCLK_POST_EN 54 +#define AUD_CLKID_TDMIN_A_SCLK 55 +#define AUD_CLKID_TDMIN_A_LRCLK 56 +#define AUD_CLKID_TDMIN_B_SCLK_SEL 57 +#define AUD_CLKID_TDMIN_B_SCLK_PRE_EN 58 +#define AUD_CLKID_TDMIN_B_SCLK_POST_EN 59 +#define AUD_CLKID_TDMIN_B_SCLK 60 +#define AUD_CLKID_TDMIN_B_LRCLK 61 +#define AUD_CLKID_TDMIN_LB_SCLK_SEL 62 +#define AUD_CLKID_TDMIN_LB_SCLK_PRE_EN 63 +#define AUD_CLKID_TDMIN_LB_SCLK_POST_EN 64 +#define AUD_CLKID_TDMIN_LB_SCLK 65 +#define AUD_CLKID_TDMIN_LB_LRCLK 66 +#define AUD_CLKID_TDMOUT_A_SCLK_SEL 67 +#define AUD_CLKID_TDMOUT_A_SCLK_PRE_EN 68 +#define AUD_CLKID_TDMOUT_A_SCLK_POST_EN 69 +#define AUD_CLKID_TDMOUT_A_SCLK 70 +#define AUD_CLKID_TDMOUT_A_LRCLK 71 +#define AUD_CLKID_TDMOUT_B_SCLK_SEL 72 +#define AUD_CLKID_TDMOUT_B_SCLK_PRE_EN 73 +#define AUD_CLKID_TDMOUT_B_SCLK_POST_EN 74 +#define AUD_CLKID_TDMOUT_B_SCLK 75 +#define AUD_CLKID_TDMOUT_B_LRCLK 76 +#define AUD_CLKID_SPDIFIN_CLK_SEL 77 +#define AUD_CLKID_SPDIFIN_CLK_DIV 78 +#define AUD_CLKID_SPDIFIN_CLK 79 +#define AUD_CLKID_RESAMPLE_CLK_SEL 80 +#define AUD_CLKID_RESAMPLE_CLK_DIV 81 +#define AUD_CLKID_RESAMPLE_CLK 82 +#define AUD_CLKID_EQDRC_CLK_SEL 83 +#define AUD_CLKID_EQDRC_CLK_DIV 84 +#define AUD_CLKID_EQDRC_CLK 85 +#define AUD_CLKID_LOCKER_IN_CLK_SEL 86 +#define AUD_CLKID_LOCKER_IN_CLK_DIV 87 +#define AUD_CLKID_LOCKER_IN_CLK 88 +#define AUD_CLKID_LOCKER_OUT_CLK_SEL 89 +#define AUD_CLKID_LOCKER_OUT_CLK_DIV 90 +#define AUD_CLKID_LOCKER_OUT_CLK 91 + +#define AUD_VAD_CLKID_CLK81 1 +#define AUD_VAD_CLKID_SYSCLK_A_DIV 2 +#define AUD_VAD_CLKID_SYSCLK_A 3 +#define AUD_VAD_CLKID_SYSCLK_B_DIV 4 +#define AUD_VAD_CLKID_SYSCLK_B 5 +#define AUD_VAD_CLKID_SYSCLK 6 +#define AUD_VAD_CLKID_DDR_ARB 7 +#define AUD_VAD_CLKID_PDM 8 +#define AUD_VAD_CLKID_TDMIN_VAD 9 +#define AUD_VAD_CLKID_TODDR_VAD 10 +#define AUD_VAD_CLKID_TOVAD 11 +#define AUD_VAD_CLKID_TOAUDIOTOP 12 +#define AUD_VAD_CLKID_MST_VAD_MCLK_SEL 13 +#define AUD_VAD_CLKID_MST_VAD_MCLK_DIV 14 +#define AUD_VAD_CLKID_MST_VAD_MCLK 15 +#define AUD_VAD_CLKID_MST_VAD_SCLK_PRE_EN 16 +#define AUD_VAD_CLKID_MST_VAD_SCLK_DIV 17 +#define AUD_VAD_CLKID_MST_VAD_SCLK_POST_EN 18 +#define AUD_VAD_CLKID_MST_VAD_SCLK 19 +#define AUD_VAD_CLKID_MST_VAD_LRCLK_DIV 20 +#define AUD_VAD_CLKID_MST_VAD_LRCLK 21 +#define AUD_VAD_CLKID_TDMIN_VAD_SCLK_SEL 22 +#define AUD_VAD_CLKID_TDMIN_VAD_SCLK_PRE_EN 23 +#define AUD_VAD_CLKID_TDMIN_VAD_SCLK_POST_EN 24 +#define AUD_VAD_CLKID_TDMIN_VAD_SCLK 25 +#define AUD_VAD_CLKID_TDMIN_VAD_LRCLK 26 +#define AUD_VAD_CLKID_PDM_DCLK_SEL 27 +#define AUD_VAD_CLKID_PDM_DCLK_DIV 28 +#define AUD_VAD_CLKID_PDM_DCLK 29 +#define AUD_VAD_CLKID_PDM_SYSCLK_SEL 30 +#define AUD_VAD_CLKID_PDM_SYSCLK_DIV 31 +#define AUD_VAD_CLKID_PDM_SYSCLK 32 +#define AUD_VAD_CLKID_VAD_CLK_SEL 33 +#define AUD_VAD_CLKID_VAD_CLK_DIV 34 +#define AUD_VAD_CLKID_VAD_CLK 35 + +#endif /* __A1_AUDIO_CLKC_BINDINGS_H */ --=20 2.34.1