From nobody Sat Nov 23 19:40:44 2024 Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03on2061.outbound.protection.outlook.com [40.107.104.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CAA1219E97A; Mon, 11 Nov 2024 13:59:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.104.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333593; cv=fail; b=XyWTqdJCmdqASgIDKzNJJJSFwcz3cn9VKnbR7Np+/7s0jY9Ml5Kkbp5PEU4TS30ZvNGgNeZHBax1Blq4QuKCINfOt9sR5UpmcIGDfXqpUNyQ9vZ/uk2GlfOCJjr0Ll65nj9Jdk6YVa8yKj0WTHh9CjVSLjWDRw/FodC6QfA6JK4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333593; c=relaxed/simple; bh=S1n4Im2tKny1jc3z1DgaPcgNi8gz7t8gvzexrh/HPjc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=WzFm6zKtjRrKRwGUnlDnqxMpiEQwakgZ3Cc9FWR2jXAdZZ92Ef18PBx6GUlPBxdZZcBgqImEZzc9iQwkbYEOt49zyfXUb/r2FScVm8dFiBAf7xFlZXX0DXPupfiPWYetq8BFISOU1ys7Vb95G8gynl2CTUu9ILv3VW3ZVsFzlqE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=Udjt1Qo7; arc=fail smtp.client-ip=40.107.104.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="Udjt1Qo7" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=cNheTlcLVkq6fX8rBMYqi0o/1NxpWD9gIthtP7574uAyvpb6+PdXHi6Mbt0Mel3fYNIMK9+qopTXZmXrxUGVmR5GkxzFXmh1BScutVZuK/NQvIMeb1VT4NwncstYSZKiXuTtn+okTnZwf2Vk7VtWo/9s55pMDSxmYmAgVQ2j7jOsA2DtRB9IL9BK8Svj56bOCngfpoi9rQSvlEccV17h2iFGmar3IoH10WlwpwgIdcHZgGavtNJdWgdQmFkFX5ehShhJUct8IX4JQabBjKpahz5POq40xMi/W4rv3JWwhr3k8TMYWLUQWCz7ize4v6lhnJciCqNuGo4GN3vQQqPsHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=02ey7NkJcvEsc6BZIQJbGQahJL+2StBIKYXsaxNiRb8=; b=dHj/y8AE79gitrKDLt0mEaGy/0zryPRPZGIAG3/dtj38yHhaxPuJJxc5v5MKBy3QcVYDy+48sQFZk0lnQV8DZgUdGhEWFFcKBijQGzqGjB5ayjXWrgpzlOSWZdMqGIh68qQPULlu7wI399RWOtzVVnUHN+GVP+EBbwNKVyrubOk88/4zeiuVBcgElw3jZoNF0oT9fHrYUbD5FRQchf6/uFguDhQy/QW7EEx8fZnXUocvYAAjJtZZtjbJ0EzHi1FvG1hnzHnnYU/H2W4MldCGqRAHZqie6MkRFG8R6/13Wt4Wt7pK/UWAvqqyfJRA8NPyq08WuvbzAvu+foi6pozbUw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=02ey7NkJcvEsc6BZIQJbGQahJL+2StBIKYXsaxNiRb8=; b=Udjt1Qo7GgOs7Y5pqJZW5oGnVxagLtBfZ4uBlnHQqQjbYmvUPqjILz2shc19ZCAb8FzWeCimAc90Zk6rOF1Hf/f0J8SCRbewdVFE2RuvVj8+47drTl/WfHJJLace211l1bVVFErJPbSOnE1E7MpPyjexRNNCdkb7E0yA1eFJgg94261R2uFOb6J04Rrfd5usPQygvI6J6rz7PamcytYdwh1UEC8u3E9VGxNWdEvkmQBhBigJihzrMlHIJB6wuojj3J7wtxVYgpdvn0TF+DuLlAQnkWauEPDCE60YX6NNVKfp25u7RBT4KCt4dRNoLapH7tAJGCqOIPYZbF0HPvTHDw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB9075.eurprd04.prod.outlook.com (2603:10a6:102:229::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:46 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:46 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH v4 1/4] dt-bindings: rtc: add schema for NXP S32G2/S32G3 SoCs Date: Mon, 11 Nov 2024 15:59:37 +0200 Message-ID: <20241111135940.2534034-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AS4P195CA0011.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::15) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB9075:EE_ X-MS-Office365-Filtering-Correlation-Id: 370f6f5a-be6c-4448-16ff-08dd0259198f X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?bE04QXlKTkFnVXRhdHdkU2ZRcjhsVDF5a3I1VkN4M2U0czdPcW1BZTBvQjhT?= =?utf-8?B?R3JUaEk1NjBlajF3VEdpT2hWREJCelk4bGVsZVdyM0FyditnSzdydUF6alJv?= =?utf-8?B?WHJoR2E2cGhYdFVSaW1JdmZMTUJvTzJRL2lSOWUxNjZxTGFSN3RkN1lHT1g5?= =?utf-8?B?c3NJYWhSYlorYXJwaHBVdEZMS0wyRUZvWnZVckhRS3YxM2RVOE0rVjE3Rmww?= =?utf-8?B?SnBjSlc4RkhEcHc2L3U5Z0RFTEg5RG5IVm54Zkl1dXNtNGVmeTF5ZUhCR2lZ?= =?utf-8?B?ZmZOVzZQNzcweGtXcE1FRTJoSXozd3FyMGVWZkJmQVQ3QWs2OWR4TjN2dktr?= =?utf-8?B?bVNwL2ZiMG52U0RnUEZqcVNZazlCRHFES0tFYmczVytIU1M5NCtFb2tUUzRl?= =?utf-8?B?VjFzdHhJYjc3SWRqR3pZUWlQMWhzWGNjb0o0Q0VaZHlSVjJBem1YQ290MzFr?= =?utf-8?B?R3ZpeEM4MGwveHV0ekcvczdaQkUzcFY0NUZwbmZvMzlUNzBhVzFTSFVzUXh2?= =?utf-8?B?eDllUWI5ZEVGa1A2K1UvUy9ubHJxVDZPaVlJaS9Ka2ZpQS9KVVQrenMvZmV6?= =?utf-8?B?M1BNS0R5YUV4Nk9yZ0FoMVVoZFo1MWNvY2tGQVgyWmpRQVBUeURLeVhFNlJ3?= =?utf-8?B?d2pGbmxTTlBMUzNyTENwYnlPNERSeXlaTm9tWmtnc2xVNEtKU2lMd2NWNjMx?= =?utf-8?B?Z2d1NnZpMnMrMlFpMisvTWVYU1RYdDdBdGlCSjU4MWxsSkJaSUhHYXpYUkEy?= =?utf-8?B?elVNNDkyOVZhR0xEcFp3ZVpJZGFLdERIN2ZTWDBvT3NWMFN0WG1pQndmZmFw?= =?utf-8?B?RkZ0eVM5SzNQR3U3MkRLNmdVSGRwMXVRdjcxYkt3a2I3QmZkU0dpRmRiRUlR?= =?utf-8?B?RkQ0UUM3bXhSeTMrSk44Ni9FSzYyS0xCYTdNUGlwS01kUWRrUjlWSmtnN2lL?= =?utf-8?B?L0ZKSlpCNTd1RDNlWkxkYkZ3bWkxTUhrZ1l0UE1ZdmhQUlJaWE5zaVRUOXhZ?= =?utf-8?B?bGhaeWRCNGdZNkxmeHo5SWZLK0VYcHJrd3A1ZWNFb0pPV1FNNkYrN1hNK1RS?= =?utf-8?B?cFE3d0huY2xDZWJDZHdzMEN4NS9TYnZSUXgwSForcFpYVk91OU9Cb2pIc3hR?= =?utf-8?B?MGIzZ0VxWDh2WmxZa1FheHV0OWhYdDZyb1dwYjFVM29ZRWFMbm00aGY3MURQ?= =?utf-8?B?Q3dHNEk4S0NZK0htK0dqcHJNNUowWkRNNS9ISWNCdWNHR3Y2ZHNWQ3JKRVdj?= =?utf-8?B?dzVVcE9FcGlwaDZ2bVh6TzFMWTFNNGVIQk1zVGFwc2tjekJvZ1lGUVNpcmI3?= =?utf-8?B?a1ZFZVJBUDYwY1hxcE5YV3d0R240TlIxczlxZmpxakJwVzRraG5lN1hoRnBS?= =?utf-8?B?U3BOMEVmQjNLQ0Nia2wxMWhiQk1QOWw4TmhuTE0waGhkNUdsYlpraGZrcG9l?= =?utf-8?B?eVZSTFAvUlIyTG5xZ3B0N1dsNGFWZHVTNmJFbWpGcnJ6Qy90ckw0OFYxY09h?= =?utf-8?B?M1ROK0NjSlh2bm9oS2lHT0Evb3BmTjMvM2swN2FFQVdrQ1VTWmRIZUNHdVNH?= =?utf-8?B?OHFDSEF3MjNNL1NwMEU3WEtGK1FUeUJ4eE5ZVkpSTDI3bHh4eEphVFBCUzB2?= =?utf-8?B?QytJUlpaOXRoSTNxUSs2ZFNBdXhKb3R3ZjlDSTVEL1RYNytSMlM0SFRxbnM4?= =?utf-8?B?WlZxRFR5RkZRaEw1djRvT0ZKQVRFeGlWOHpibHk1Q1Y5aGtqSDZpVk9RPT0=?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?S29DRzlEQlZzbzlBSEMxSW13UW8ycStzWlFiTU51bnhMWThyZlNyQndRdE1m?= =?utf-8?B?SWNacmxWNzBnU2YyMXdNQWV6N0k2ZnJjZkRkZ2N0Z1FkeTJyNitnRmwyNm5S?= =?utf-8?B?amtIOVZBbG9yWDVoaWUwOGJpekE0RGdFTXNiSTgzeTd3WWFVZTljcDR0cE5l?= =?utf-8?B?TEljZ1pxWTh1YmNQdEc5b0Z4MngyUnhzcVhLMllMaXMxeXlyMnVobU9YbDlv?= =?utf-8?B?RmtyM0NMQ0JYQlB4Sysxbm51MXpXaENpQjJFOWhtT2cvL1FWMVVkcDNQcHF2?= =?utf-8?B?d293Y0tqYmhBR0liWWRZOVpiSkxVbzhkUk1kdGRRWVI5dFYzZCs1bnJCcFJT?= =?utf-8?B?VElibXNSWWFCT0xZTk00MnR1WjVhUzBXcjBLcldWdUFFS0I5NlBvcUVpQVBB?= =?utf-8?B?ZmgzMjlqN29HdUtFeG9MWjRmME9aM2lBWmg5Mi8xdUErM0VIWXRmZkplZXJB?= =?utf-8?B?Ni9VTFlWWVJTUm5rWEQzMzBJRm1oUlppSlpvak9VZ1Vac2JxUTVPUWUxM3J5?= =?utf-8?B?c3RVd002NU0zYnFKd085WmFTVlNkbGF4QnpUcW40bHplRXp3blNFdDllTEZa?= =?utf-8?B?Q1JHRjQ1QldSZ1VmelBHeFhIeVVPUWZuY2pseHI2Uy8rVEc3NmRqRFV2Zngv?= =?utf-8?B?RjQ0aGdrbDgrUnZ6RFcrOVZHblRpcEhod3IybG1XVWtxRzA0Vk9vRm5VS3FL?= =?utf-8?B?Y0RyYXdkeHZjc3RtVVZ0NGZJODhlVFB0Ym9rd0VVd2tTRG45bjVlSThrREdG?= =?utf-8?B?b1ZjbElKN04xTmhSQXZoN1NVQkJoMjdZN0lTL0hxNjdHWkJ3K2hWRk5NV1dz?= =?utf-8?B?dFFrek5vbVNrc3JTeDF3dFIyWGp1Z2dCcUF5eDBFb290eXNCQ2x1SWdYWEJ0?= =?utf-8?B?TVBGSXMwcFhpR2pBWUdhZ3djd1RBZ0xkK3RCL3kxcWhaZHluWVJENGNEMkw0?= =?utf-8?B?elprcnhvbWdpYk1xUVY5amRiWHZMaFlGU1ZsWklNWHo2WmMyVFdQNGo5VlI3?= =?utf-8?B?RFJHblc2N01JQ3RRQlliQW85NFVZQzVYQ2JPRVdLY09qS1hyMEJwcEpiSGl3?= =?utf-8?B?aTVPOXAzb3ljbGRhK3h5NEwzak5mam9lZDVlZnl6MG8vd0xhbjU5TmdkVG9B?= =?utf-8?B?TFJxVmY2dGppUGREUmJzcGJiUzl2YWMwL0FZRk12VzNsMmw5ZVJ4cmllNCtj?= =?utf-8?B?MFdsVFNLYWVzVUt1L043WEtzWmZrWTU4aVAyOTNwMnJBN2FDL1lUa095UWdl?= =?utf-8?B?eWJ6NVIxZDNkSi9FYk9wcFhFWERxdmJaNXhxTzBQYkg4UlJ2bmdUa3ZNR0dm?= =?utf-8?B?YzhnRDdMNndiRTkyNmdYT29uc3BtV0hGaTB1VDdIZHFjcGIrRUlWTjJMVmhY?= =?utf-8?B?L0xRTFlzSWpQN2hRbGp3YzNxeHJINTNRQ0JFMjJQQjh2aWt2Sm96d3g3dy9S?= =?utf-8?B?S1FpMTBkNEtQZWR6aWszYm1tRGhuQjNrQmI3RytvMlpaNjhsbjF3UkVKaXpa?= =?utf-8?B?ZkJzWnE4RlZGV1ZaOUR6a05KK1ZBOERQWWgxZ1Joais5c1c3a2NnS0VtSlEz?= =?utf-8?B?MEI3SjlHb1ZEMW1BcHJHMm4xM3NROElqenBLWnFVNTZCenU5YkRKdk1PM25y?= =?utf-8?B?U0djcVAxNkNKSStIaEVBdmZGM2U5YVZMZEhpWG4rTzNGV0NTeEI4VmRwSlo5?= =?utf-8?B?cjU1cldJK2FBL3VRMll6cjRqRzBDQlNENmZCcUo3SVNJM0ZBK0JZeW5hVmZ2?= =?utf-8?B?S0xoTS9BV3lUYmFRWmRJSzM1dWRyVktBSlZ1NEhVR3NCcjNocEtKdWZ6M0N2?= =?utf-8?B?ZnVpazJnMG01Wmx1Ty9HV2lEZWNmTjVSRGZZMm5rVGhic2xuNkNNN3p5RzNk?= =?utf-8?B?NldtdnpFVTVXYzR5Wm0zUWdaeXdHR2NvWUd0SzdJc3ZPUmpweEhCSS92Z2dU?= =?utf-8?B?aHpWL3EzbHZFVTVMQXlhek9nRU9wb2xNcUhwMGVIZHllS2ovNDFieFdRYkds?= =?utf-8?B?Q2ZWV3FzVlI4QmMzajVBUjRTWmdrYTQyLzdLczMyZzV5MWU3M1oxdU5ydkRq?= =?utf-8?B?cUQvQTVVdGJMZ2M3cXdXTWlxN0VUMnJvTEdJbnJCa1VqL0YvamZGdGVQSmpR?= =?utf-8?B?OGJyRmRVTjVaOW96bWNsTDBKY1NnUmU4MUlBNGh6UVBBSkZYRlVldStrWUI1?= =?utf-8?B?a3c9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 370f6f5a-be6c-4448-16ff-08dd0259198f X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:46.2609 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uazb7th6jP9nX2zlDjBV/fQLbB3bj6c9PHgSszoMdprcaHvifYcyp26l0dstpZa3fMZmHGgkMQfspyZypztnjXaYO21wBRhTvfvEJZCUDI8= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9075 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea RTC tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- .../devicetree/bindings/rtc/nxp,s32g-rtc.yaml | 78 +++++++++++++++++++ 1 file changed, 78 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml b/Docu= mentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml new file mode 100644 index 000000000000..231811579e1b --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml @@ -0,0 +1,78 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/nxp,s32g-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2/S32G3 Real Time Clock (RTC) + +maintainers: + - Bogdan Hamciuc + - Ciprian Marian Costea + +description: + RTC hardware module present on S32G2/S32G3 SoCs is used as a wakeup + source. It is not kept alive during system reset and it is not + battery-powered. + + RTC hardware module contains a hardware mux with 4 entries/inputs + for clock source selection. On S32G2/S32G3 SoCs, this mux is used + to select between a clock source for runtime which brings more + precision but is not available during system standby, and a clock + source for suspend state. + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-rtc + - items: + - const: nxp,s32g3-rtc + - const: nxp,s32g2-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 2 + items: + - description: ipg clock drives the access to the + RTC iomapped registers + - description: Runtime clock source. It must be a clock + source for the RTC module. It will be disabled by hardware + during Standby/Suspend. + - description: Standby/Suspend clock source. It is optional + and can be used in case the RTC will continue ticking during + platform/system suspend. + + clock-names: + minItems: 2 + maxItems: 3 + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + + rtc@40060000 { + compatible =3D "nxp,s32g3-rtc", + "nxp,s32g2-rtc"; + reg =3D <0x40060000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 54>, <&clks 56>, <&clks 55>; + clock-names =3D "ipg", + "rtc_runtime_s2", + "rtc_standby_s0"; + }; --=20 2.45.2 From nobody Sat Nov 23 19:40:44 2024 Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03on2061.outbound.protection.outlook.com [40.107.104.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 707971A01C3; Mon, 11 Nov 2024 13:59:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.104.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333598; cv=fail; b=PebXjMFXzUYEKWKM8BnESDnhr4ERpPP/8hf9Gy9VHpbcs+EYmBpQleohE3cDiEDl5IyakkyS7w3XE7LIXLGEjvwM1Sm05WQTVV4k2HxBibLT5T8doBs/VxuHDCEoc0Ir79O8S4SGxonQwOfunGTHObjWgLY//AmP9lBahk3XPOk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333598; c=relaxed/simple; bh=O9KNTGU/zHImnx872xQC0z02ysc9zBABSmujoXQUVeY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=pkYKyW/NB5Jxbe/rB8AMRlVOkpUFDpcfWHEB2jBsgYL0t7OL1VfxCmPVNoHUJ3/WI7A71szovMt+NjHh3hlfAldd7QoggKn+sk6cstcFqhCAV+aW6PQ//5guab824fTRB5OTYK3rEM7l7/BVRlP8eBwV4wbUjCl8jW50B7ybExQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=YlvVBQT3; arc=fail smtp.client-ip=40.107.104.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="YlvVBQT3" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=q/JYrdKnKV8zxtINZ9pQnVuhN814UAQxwj042P/eoUNCEInnIBfVv/oH2ipF/se3x8QNvaZTdBb02aSL0XhP4njQn3XG/udv4zMtTRNHbIBBGIeh0qmY4ySy9TeqvSsf8k2X7/V5NmhbdUmBOTo2hHeSbvce2G2c/GtXS01ajxK0tUzK2HcXL+N/m9FpYIRNq6aCJBn7iQR26zVIuD3yiZ21XEO2Z6qnOH4iDtyNYHrk+/5Zr3hFDZ/OOOA9+R+zfvNtzJW+/fOaIOhdXm76uS2KmXQcXqgfrr1GKoJYJtcJdwvj28PrpSByOxRHFRq/QcmxFGCmqgyQaZFLCVZ40A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BAhMbH+VrEx3GlwJDLTenCTsQMMhwd5ABC5LYlKprXU=; b=XzJv0o6y4Wobn0zHRPnzpd4PZwKaXEj0Lt5IRukU/uhmqR8CCogbSDiEumz2k4wu0WIsoLGfBsBEb97Z3dZFgWar/HUtMaPmg1DWhTbYu7Je5RN/qBQKb43tN4+9ljKno1wA1QUY1o2IrEoktMoXZTrhf0g2hjGjKkVad2DbanLvVCqBCJH06SzIKFDnmbU82908YH3dnQ8QT+SIOb0mxmIOApp2y5UbCmtgP/fkWKpVkFRTCosueXsExpc/3cQZbJhG5GO3dZhi72Bv3iFrCfS6ak6ipEw8vYX92LYJ3HqmjXC2ZNUes/Um+cE0GtNcpaly46rvLnwWnCCdpKgJmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BAhMbH+VrEx3GlwJDLTenCTsQMMhwd5ABC5LYlKprXU=; b=YlvVBQT3NDqRpRPjOwQgxAJY/eDWgqL/30+o1wfCdKHFLKHqOJHQOoh5xspBDDXJdSLioJq0KFBWL/Ofb1w1SmzQRlNK/2UAN7PVvWJxcFmHkzCscrmPSPm69A5CdfJ+sZDldZNg4VGjYboCTZfqa1Or4AcAC8Eb9Dn45LWFYYr89xlDbl4Q78D2I5rp+GDwJYz5E8zcD2vsuuiusLewCr4/ob6oLUEQwh1eQSG+q5LUeliS9ze+klEU0Sk0BzE+mROKOTH6vrZTgX9e4MkBQrsmkBvnJPhs/LO/nwh9tR6oFh9F7phHzyaihF9bDN4x/8cvALDM3jEEnq87tpFvTA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB9075.eurprd04.prod.outlook.com (2603:10a6:102:229::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:48 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:48 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v4 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Mon, 11 Nov 2024 15:59:38 +0200 Message-ID: <20241111135940.2534034-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AS4P195CA0004.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::19) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB9075:EE_ X-MS-Office365-Filtering-Correlation-Id: 9e93601a-7e4f-4ba0-05e6-08dd02591a9a X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?OG1qcUFaQ2hMTEhMNlVSdHl2bEpDUGNBaVZTemJQMmozNFlQWXJKSUlGRDBP?= =?utf-8?B?YmR0UVpQVkZRaEh6dXppSU9CR3drdlBLUGtZeVVWTlBzL1NzTS8xaDN2VFJs?= =?utf-8?B?NklXZktqT3RwZS9hczhSMUtHQ1hrZncwWjlQczJObmNXQkwvN0tmdm1jbGVK?= =?utf-8?B?VE9LcDFkSWJSQmw5OU81dnlIRVRYclV0SU40SzNmOFRkb1cwa0RPcWU0Q045?= =?utf-8?B?WHpQNEhVeWJWWmV4VVFBcU4xSkk2aTBOMjU5aXlVRVdEWElOSklzQkhwOXpC?= =?utf-8?B?YWJkS21DWXB6b1lSMG8wdU96SEV1OGYrK2w5b0pCZlBZdVpNU1lMR3VrUXdG?= =?utf-8?B?VFM1dyt1OUtZemZZOHRaNG0wN2UxQ3oxa2NzRGNTMkJPdnQvdDN1RURKYklr?= =?utf-8?B?cjB4RzVsK2prYjBiTkxPRWRxd0RkbnlTSGNIUTJhbzRUb3N1OXE3QjBRUGdj?= =?utf-8?B?ZnlGeng1RFhjemJRZTl1QzYxSjdKMU16YUlDdkNCazRLcHpjbUxlc0dhOUpa?= =?utf-8?B?VkFLanFVN3NMT3pWUzRHRFRIK1ZsVGg4K3R1dDc0blZxd0ljZ1hoOXdMUjBU?= =?utf-8?B?KytMZGx2bGJLMVJ3Si9FV0N5OVRCZFJya0pKUXhzbVo1Yno3VXRKQWlWV2lp?= =?utf-8?B?dERsaGFFaHpqdHk3TVdmTllTSVJrd2p4bVc5RGpqZlE5TE1LcHYzakJxZ1Q3?= =?utf-8?B?M2dlZURibDBGOUdkRzJDZXl6Sk1rVUtOeXl2Z3dDUzlVN01VaHhhQWpUbjF4?= =?utf-8?B?UEtaTWh2QlJHT0IwY0cyMUhEWmZkUHdhNURZdE5hVysyZXc1TW9BWVR1Mnlv?= =?utf-8?B?TEw4bnpkYTRlcUxKMTJKYUM2ZVBkcWVCbEJyRVBlQVcrUHpuVytDbXlLcWpN?= =?utf-8?B?RTdKUWxvUk9VZUhHdk1IQU1uYStzK0d2N0lqeGJvSWllaFN0N3dyZExYN0Iy?= =?utf-8?B?RnNWQTFHampvT3JPaVUwVEMyWHQ3THFVQUcyaGZKV05tUDcrNzBFM0xlZENB?= =?utf-8?B?di9ZS0xSRFpZalRmRFFoaTZZSVFtbk5hMnUvLzdIZHd0dG8wYUdMOXdMWEtQ?= =?utf-8?B?QS9tZGcxazZFWUMwYjdaM2dkSHc3aHd6a2RQOUJkVmdjMnh2TEs0UmdRMkUr?= =?utf-8?B?dTdvaDBub0JIeHNteUdOalJtYUZET0t3UXFucDNwSFVOaVV3Rml1ZUNTY3Za?= =?utf-8?B?b0JwKzJOanVnaDJqaGZnMVF0YjNWMXFxSUxJWVJzd3loQUtOY25wSlhvam9k?= =?utf-8?B?T3kxRkZGazg2UXFNNFhsbHdQOHg5d2VDVnYyd3JXR3RoaGxlS2FyVWZvZXNx?= =?utf-8?B?Y0NxMU5TVkJ4WGJqbktJdnJuOC9HWHgzTkluaWZqWjQ5WjBaZnBPUTZaSXdC?= =?utf-8?B?WEhLR2FwRE5EekZtWHNwTi9RcmRkWW9YY3l5TlVRTnRIUjcxcjNRL05XQmNQ?= =?utf-8?B?Zld4cGlweDJnSkxKZVZDMzlOaU1hNzdGQzNqdFdsdmc2Z2FXN3lTVTd0MUwy?= =?utf-8?B?ZnRISWFUUkhPOUYzdExWQlRtN1BjMG1FSTRPOHRKcmNGVWpEVkJqclBERDBY?= =?utf-8?B?bElOTE00Y0RXRnQ5TUhxbS83Tk15VDQ1aHVjQ1o2bEszWWR3S2YycC9ESTRw?= =?utf-8?B?OHN0VG1IclZYdGQrdy96S2ZxMWRZdHdNblROdnVIMkJCU2V6dW1PbVpkdTho?= =?utf-8?B?VnNJRzdTeStSSG1iNUc2KzdXOXNwUThPS3MrcHloR3B6dVpnTktzcHpIS0V4?= =?utf-8?Q?3iVlYdTilwUYaNGrGQb/ycNVfHt27JqZKmhbyim?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?RUVtVnZwN1h3S2ZpM1Fma0Q5dnM3VlMwelMyQ0tIdWlLRXFIb0NiSmh5cDJD?= =?utf-8?B?YTVxOXM0SkFzVlJVQlFjWVFJVTVhUWhWOUVxamxzUWpHYk9lLzdoYWFDVjVr?= =?utf-8?B?N2crWXVyeHVtbjZORkRIbVlBcmt1Q1psME9XMmVDeXp5RGM4UG8zWVptbnhz?= =?utf-8?B?WVl0OU0yVEF4K3BhOHhnM1hiZmpBanZnL2dibmMzOFVXclRIaks0MFA2ZThU?= =?utf-8?B?QmV5MWlqR2VPNjF1VjdtVzhua0VlT29yL1FvU0pFZld6OVdzeHZISjU5V1E3?= =?utf-8?B?bDhmYlNvR3pvblRHZSs4enpTWUNvR3BFOXNoVThTai9tWFBDdmJzSkxEKzlv?= =?utf-8?B?RHNoQzFwTVQ2QVEzM1l0cDZzQ25vRDR1a2JYSUlLckxkb1FaRGJKMG4vQTBu?= =?utf-8?B?Y251YnIrRC9uaUJ5TVN1ek5oODhDNUkrNEt2UGIweVQ0VklmaWtLdW51U09P?= =?utf-8?B?cjJWNjlvTFlBR2Y0azJXdWdVcWdBalZ5OTJNVVVNNW43RGVsVitzQ3ZFK2xI?= =?utf-8?B?WkcvYlZsRlBBTU9oTlIxb1NLajFkVHBTM0JCWXVSb1l1ZUU4OCtYdk5aM3Fy?= =?utf-8?B?d1dlRWhUdVRoNlhJWm5xelpNK1JZUGNBSnJtNjZjZUpYb3o2dVNPK1U0VXYy?= =?utf-8?B?NFU4NGt0cEh4c2NzQ3NpSlhMS0dROHNSMzg1R29ISVpKdndQZ2R4czlYNFVz?= =?utf-8?B?dmdWZkVzbzRWREJqNUo5bFBYWnJiVHdJbk5BSk52eUw3dWtDTklwanBmRmkv?= =?utf-8?B?bE1lZThyZ0wrTG1HeWtxakptdUNobng1Tnd5SDJCb3hMY0VQRThVUFI0d1Rn?= =?utf-8?B?SXI0N1ZuU043ZTF4UnZxR1kvOFJGcnpmYnA1dUZFMlRSdDA3c1dMZWMzWEVK?= =?utf-8?B?Z0ZxVkRzU0ZpSnJvUjZiOVZ0dzVVNVRoOHMrdVpYaGJOMXV3ZVg1T0M1KzY2?= =?utf-8?B?eUNTU0RGb1NoZjZqdmVPWkgzdm1DSEFtUlNxNzRlV1BBYjZoYTI1SStWMk1P?= =?utf-8?B?TmhVV3dBd1hMc0Jobm8rck5wdG8vOW9WSFhPTXJYNkVnWjVsRnpielFzU2g0?= =?utf-8?B?OGVtQVh2Qkk0emNOODZhZkNWbkpEdkErTWd5Njc5M3lPdjdCd1F0N2ErS2JP?= =?utf-8?B?TjBxbjc0UGZTNnlZZFBEUytGNERPdkxWOG8xdlkzNHM4ekxrZ3FtMDBDUnVv?= =?utf-8?B?Y3dQazBWanJxYnJMK1JxSVM2SG1qVWVQK0h6bnpIY3cwbVFxZ09ZeFJQdzdt?= =?utf-8?B?aHp0N3JmZmtrSGR5NHd3ZFRrSGF4TzYvRjhSWE1DeWJHUHEyQW56SHpZTDFh?= =?utf-8?B?bWc1U040NTlpVVc5OGY5dVhFRnlOZnZweUJrVHhmY1VQNVdQRjFQTElxTWFJ?= =?utf-8?B?dXZjZDZCMjR6d0drZ0pFQmN4cTNybXJuVFROaHIvajhTSDUweFJGZG11dDhO?= =?utf-8?B?dkZ2UExCSTd3RjNhOGgvUGcyOFBaMFFyWHQ0ZUVNTC9HTkVpQ0VmNEhWRWZ1?= =?utf-8?B?L0VlaHJpN1NFUEVxY2lLZHozQ0swR2wxb1JNVm9tOHM5Y0tVSlA1aXV2WlJR?= =?utf-8?B?ckhVeCtuQ3JXbXlDeUtNVlNLZWdqWWQ4cFFYV3dUVW9QVmRpK0piOWVnR1dj?= =?utf-8?B?aUFKcnJZUGRZeFNUYlBXc0lyNDhvaHZRKzZuM2RocWlwTlU0M09MSmhKYllK?= =?utf-8?B?Wm5hZHRzS1BiL28waFBiZlJWWGMrOTNVTFNFNjlYczNEek15Mk41VWlFelFR?= =?utf-8?B?OVYrUTRFM29aUmh6QzNCZWxOaUE3WlpzWmt0cXJyTFlwdks1cWNoVXdLeGt2?= =?utf-8?B?WDNDSVYwemtoRzlrV3dEWklscC9VcDU4SmZWekczOVdQRU5HSStQRE82cllU?= =?utf-8?B?UUpHK0d5Rm11akYvaGJMazBJa3FlMXFlWkhpWFg5aVRuVis0QmszaGJJWHll?= =?utf-8?B?ZHk1L0l5UXZPbWswMkFlQml3OXI4NTdXOUY2N0ZTajM5c0N5VUNXR2lJNzYw?= =?utf-8?B?TVl2OHpYOGdXVmFBVEhzQXBCb0lqOXJSTkxFVGJRcEV5RHJrTWRoTW9vUndI?= =?utf-8?B?QXlHbFdoQU1kM1ZUdXgvajQzeUFYMEI3b0N2T3kxQjRQQTlxQWQ1RjNKdG5J?= =?utf-8?B?MmFXdnZBVXVhT0txZTRDbW1KaUlLbDZPQmdsdDdPWHdqR1dvRk5xK1F3VGpX?= =?utf-8?B?L0E9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9e93601a-7e4f-4ba0-05e6-08dd02591a9a X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:47.9843 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: v4Lpsv8xWKb5s4VjDVuk52u/k1CIw+7VljTUzA0HFnv2udW7fJW7RkQGI9NNk8F4Rl7hzHNirIuz4Z51wWGnVnnIb6xhbXKOB8XY43niHBA= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9075 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. The RTC module is used to enable Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. RTC tracks clock time during system suspend. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 692 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 704 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index e87c3d74565c..18fc3577f6cd 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2054,4 +2054,15 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". =20 +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 8ee79cb18322..a63d010a753c 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -158,6 +158,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) +=3D rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) +=3D rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) +=3D rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) +=3D rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) +=3D rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) +=3D rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) +=3D rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) +=3D rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..c3792b674a18 --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,692 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_ROVREN BIT(28) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_OFFSET 12 +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) +#define RTCS_ROVRF BIT(10) + +#define ROLLOVER_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +#define RTC_CLK_MUX_SIZE 4 + +/* + * S32G2 and S32G3 SoCs have RTC clock source 1 reserved and + * should not be used. + */ +#define RTC_QUIRK_SRC1_RESERVED BIT(2) + +enum { + RTC_CLK_SRC0, + RTC_CLK_SRC1, + RTC_CLK_SRC2, + RTC_CLK_SRC3 +}; + +enum { + DIV1 =3D 1, + DIV32 =3D 32, + DIV512 =3D 512, + DIV512_32 =3D 16384 +}; + +static const char *rtc_clk_src[RTC_CLK_MUX_SIZE * 2] =3D { + "rtc_runtime_s0", + "rtc_runtime_s1", + "rtc_runtime_s2", + "rtc_runtime_s3", + "rtc_standby_s0", + "rtc_standby_s1", + "rtc_standby_s2", + "rtc_standby_s3" +}; + +struct rtc_time_base { + s64 sec; + u64 cycles; + u64 rollovers; + struct rtc_time tm; +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *runtime_clk; + struct clk *suspend_clk; + const struct rtc_soc_data *rtc_data; + struct rtc_time_base base; + u64 rtc_hz; + u64 rollovers; + int dt_irq_id; + int runtime_src_idx; + int suspend_src_idx; +}; + +struct rtc_soc_data { + u32 runtime_div; + u32 suspend_div; + u32 quirks; +}; + +static const struct rtc_soc_data rtc_s32g2_data =3D { + .runtime_div =3D DIV512, + .suspend_div =3D DIV512, + .quirks =3D RTC_QUIRK_SRC1_RESERVED, +}; + +static int is_src1_reserved(struct rtc_priv *priv) +{ + return priv->rtc_data->quirks & RTC_QUIRK_SRC1_RESERVED; +} + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return div_u64(cycles, hz); +} + +/** + * Convert a number of seconds to a value suitable for RTCVAL in our clock= 's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter at least + * twice the rollover interval + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 rtccnt, delta_cnt; + u32 target_cnt =3D 0; + + /* For now, support at most one rollover of the counter */ + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, ROLLOVER_VAL)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt =3D seconds * priv->rtc_hz; + rtccnt =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + + if (~rtccnt < delta_cnt) + target_cnt =3D (delta_cnt - ~rtccnt); + else + target_cnt =3D rtccnt + delta_cnt; + + /* + * According to RTCVAL register description, + * its minimum value should be 4. + */ + if (unlikely(target_cnt < 4)) + target_cnt =3D 4; + + *rtcval =3D target_cnt; + + return 0; +} + +static irqreturn_t rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv =3D platform_get_drvdata(dev); + u32 status; + + status =3D ioread32(priv->rtc_base + RTCS_OFFSET); + if (status & RTCS_ROVRF) { + if (priv->rollovers =3D=3D ULONG_MAX) + priv->rollovers =3D 0; + else + priv->rollovers++; + } + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static int get_time_left(struct device *dev, struct rtc_priv *priv, + u32 *sec) +{ + u32 rtccnt =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + u32 rtcval =3D ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtcval < rtccnt) { + dev_err(dev, "RTC timer expired before entering suspend\n"); + return -EIO; + } + + *sec =3D cycles_to_sec(priv->rtc_hz, rtcval - rtccnt); + + return 0; +} + +static s64 s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u64 cycles, base_cycles; + u32 counter; + s64 sec; + + counter =3D ioread32(priv->rtc_base + offset); + cycles =3D priv->rollovers * ROLLOVER_VAL + counter; + base_cycles =3D priv->base.cycles + priv->base.rollovers * ROLLOVER_VAL; + + if (cycles < base_cycles) + return -EINVAL; + + cycles -=3D base_cycles; + sec =3D priv->base.sec + cycles_to_sec(priv->rtc_hz, cycles); + + return sec; +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + s64 sec; + + if (!tm) + return -EINVAL; + + sec =3D s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 rtcc, sec_left; + s64 sec; + + if (!alrm) + return -EINVAL; + + sec =3D s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled =3D sec && (rtcc & RTCC_RTCIE); + + alrm->pending =3D 0; + if (alrm->enabled && !get_time_left(dev, priv, &sec_left)) + alrm->pending =3D !!sec_left; + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enab= led) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + /* + * RTCIE cannot be deasserted because it will also disable the + * rollover interrupt. + */ + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |=3D RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + u32 rtcval, rtcs; + int ret =3D 0; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm =3D rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret =3D s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt =3D rtc_tm_to_time64(&time_crt); + if (t_alrm <=3D t_crt) { + dev_warn(dev, "Alarm is set in the past\n"); + return -EINVAL; + } + + ret =3D sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + /* + * Rollover support enables RTC alarm + * for a maximum timespan of ~3 months. + */ + dev_warn(dev, "Alarm is set too far in the future\n"); + return ret; + } + + ret =3D read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) { + dev_err(dev, "Synchronization failed\n"); + return ret; + } + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + + if (!time) + return -EINVAL; + + priv->base.rollovers =3D priv->rollovers; + priv->base.cycles =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec =3D rtc_tm_to_time64(time); + + return 0; +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &=3D ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |=3D RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void adjust_dividers(struct rtc_priv *priv, + u32 div_val, u32 *reg) +{ + switch (div_val) { + case DIV512_32: + *reg |=3D RTCC_DIV512EN; + *reg |=3D RTCC_DIV32EN; + break; + case DIV512: + *reg |=3D RTCC_DIV512EN; + break; + case DIV32: + *reg |=3D RTCC_DIV32EN; + break; + default: + return; + } + + priv->rtc_hz /=3D div_val; +} + +static int rtc_get_clk_src(struct rtc_priv *priv) +{ + return (ioread32(priv->rtc_base + RTCC_OFFSET) & + RTCC_CLKSEL_MASK) >> RTCC_CLKSEL_OFFSET; +} + +static int rtc_clk_src_switch(struct rtc_priv *priv, u32 src) +{ + struct device *dev =3D priv->rdev->dev.parent; + u32 rtcc =3D 0; + + switch (src % RTC_CLK_MUX_SIZE) { + case RTC_CLK_SRC0: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC0); + break; + case RTC_CLK_SRC1: + if (is_src1_reserved(priv)) + return -EOPNOTSUPP; + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC1); + break; + case RTC_CLK_SRC2: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC2); + break; + case RTC_CLK_SRC3: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC3); + break; + default: + dev_err(dev, "Invalid clock mux parent: %d\n", src); + return -EINVAL; + } + + if (src < RTC_CLK_MUX_SIZE) { + priv->rtc_hz =3D clk_get_rate(priv->runtime_clk); + if (!priv->rtc_hz) { + dev_err(dev, "Failed to get RTC frequency\n"); + return -EINVAL; + } + adjust_dividers(priv, priv->rtc_data->runtime_div, &rtcc); + } else { + priv->rtc_hz =3D clk_get_rate(priv->suspend_clk); + if (!priv->rtc_hz) { + dev_err(dev, "Failed to get RTC frequency\n"); + return -EINVAL; + } + adjust_dividers(priv, priv->rtc_data->suspend_div, &rtcc); + } + + rtcc |=3D RTCC_RTCIE | RTCC_ROVREN; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops =3D { + .read_time =3D s32g_rtc_read_time, + .set_time =3D s32g_rtc_set_time, + .read_alarm =3D s32g_rtc_read_alarm, + .set_alarm =3D s32g_rtc_set_alarm, + .alarm_irq_enable =3D s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + int i; + + priv->runtime_src_idx =3D -EINVAL; + priv->suspend_src_idx =3D -EINVAL; + + priv->ipg =3D devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) { + dev_err(dev, "Failed to get 'ipg' clock\n"); + return PTR_ERR(priv->ipg); + } + + /* Get RTC runtime clock source */ + for (i =3D 0; i < RTC_CLK_MUX_SIZE; i++) { + priv->runtime_clk =3D devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->runtime_clk)) { + priv->runtime_src_idx =3D i; + break; + } + } + + if (IS_ERR(priv->runtime_clk)) { + dev_err(dev, "Failed to get runtime rtc clock\n"); + return PTR_ERR(priv->runtime_clk); + } + + /* If present, get RTC suspend clock source */ + for (i =3D RTC_CLK_MUX_SIZE; i < RTC_CLK_MUX_SIZE * 2; i++) { + priv->suspend_clk =3D devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->suspend_clk)) { + priv->suspend_src_idx =3D i; + break; + } + } + + return 0; +} + +static int rtc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rtc_priv *priv; + int ret =3D 0; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data =3D of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return dev_err_probe(dev, PTR_ERR(priv->rtc_base), + "Failed to map registers\n"); + + device_init_wakeup(dev, true); + + ret =3D rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev =3D devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return dev_err_probe(dev, PTR_ERR(priv->rdev), + "Failed to allocate RTC device\n"); + + ret =3D rtc_clk_src_switch(priv, priv->runtime_src_idx); + if (ret) + return dev_err_probe(dev, ret, + "Failed clk source switch, err: %d\n", ret); + + platform_set_drvdata(pdev, priv); + priv->rdev->ops =3D &rtc_ops; + + ret =3D devm_rtc_register_device(priv->rdev); + if (ret) { + dev_err(dev, "Failed to register RTC device\n"); + goto disable_rtc; + } + + priv->dt_irq_id =3D platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) + return dev_err_probe(dev, priv->dt_irq_id, + "Error reading interrupt # from dts\n"); + + ret =3D devm_request_irq(dev, priv->dt_irq_id, + rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static void rtc_remove(struct platform_device *pdev) +{ + struct rtc_priv *priv =3D platform_get_drvdata(pdev); + + s32g_rtc_disable(priv); +} + +static void __maybe_unused enable_api_irq(struct device *dev, unsigned in= t enabled) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 api_irq =3D RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |=3D api_irq; + else + rtcc &=3D ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int __maybe_unused rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv =3D dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + int ret =3D 0; + u32 rtcval; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + if (init_priv->suspend_src_idx < 0) + return 0; + + if (rtc_get_clk_src(init_priv) + RTC_CLK_MUX_SIZE =3D=3D + init_priv->suspend_src_idx) + return 0; + + /* Save last known timestamp before we switch clocks and reinit RTC */ + ret =3D s32g_rtc_read_time(dev, &init_priv->base.tm); + if (ret) + return ret; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + ret =3D get_time_left(dev, init_priv, &sec); + if (ret) + return ret; + + /* Adjust for the number of seconds we'll be asleep */ + base_sec =3D rtc_tm_to_time64(&init_priv->base.tm); + base_sec +=3D sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + ret =3D rtc_clk_src_switch(&priv, priv.suspend_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + return ret; + } + + ret =3D sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return ret; + } + + s32g_rtc_alarm_irq_enable(dev, 0); + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + return ret; +} + +static int __maybe_unused rtc_resume(struct device *dev) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + if (rtc_get_clk_src(priv) =3D=3D priv->runtime_src_idx) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + ret =3D rtc_clk_src_switch(priv, priv->runtime_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + return ret; + } + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} + +static const struct of_device_id rtc_dt_ids[] =3D { + { .compatible =3D "nxp,s32g2-rtc", .data =3D &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static SIMPLE_DEV_PM_OPS(rtc_pm_ops, + rtc_suspend, rtc_resume); + +static struct platform_driver rtc_driver =3D { + .driver =3D { + .name =3D "s32g-rtc", + .pm =3D &rtc_pm_ops, + .of_match_table =3D rtc_dt_ids, + }, + .probe =3D rtc_probe, + .remove =3D rtc_remove, +}; +module_platform_driver(rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); --=20 2.45.2 From nobody Sat Nov 23 19:40:45 2024 Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03on2061.outbound.protection.outlook.com [40.107.104.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4893C19F430; Mon, 11 Nov 2024 13:59:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.104.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333595; cv=fail; b=EdfRTJ4j0jDC3uy4Bb5JUhQ4lZ4HrgHzaHa3XAyTFsh2ECVKXBuEORmM5eIpvuya+bLsg36CatZTHBoNMWpEXxOaDMohkp0+3xnFYFkQEUCJrd9Obzc7P/x/PkdfFOocKAjpTkSsKYNBiSC4Q1c708DppCH7Iw68rhQmTHl1mGg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333595; c=relaxed/simple; bh=zMoT52Y4KbMz5Hxl+/iz+upgB8T5ohzHzoVIcvF/IBQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=qZnpwmN0RYaH/RqIWyu7x6X2LVc+OWUsdwXY6xr9WOhRgiaTGxNRCz2YuST4fAPpLPtlBfqCf6nOEvDKrRYqqSoC8FYq9g7brh7IcOJNB/VuecXIq5Q/+Lia4nEU6mB4u7SqebyJKjU3A/cbs2BNKsUPASglGHWIUWT3/6nWjbI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=icvlHjCS; arc=fail smtp.client-ip=40.107.104.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="icvlHjCS" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=vQ/0s2gS6+ejqv0FkCIm+HUXuW/itDnCX72gRd7yYAKeBsCEqgEhgGebjIZUwGmN2rHaIkpb8WvvzihygAeNPaiWuOpvU8NrjqL1Yf/SaV7cB+4X2ViaXJuHQxbRFx+S6PixQasEXHon6Fwess5LWQcbk8x0cUqO+aPQ6AOCU+L+324HYv+M7uixm95HBMfExOg/yyPQ+Q0DC9s9Ykwbnc61ZwyqXWtDwEFlQ9DpeyfNsLMOnPAIMAHxUxuZKFW0BQOLGAuEL1j0Tn735h/h9SCVbmNngk2kdpjGcJWZ7LftUtJ1rAlO4nekACaJXhwbrcewFYaSeUWEQjV1SubvUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=gyAsWCWWz8WK2yUFnergg82sc3oC8YnTgkgyqPMqRTk=; b=kYhqZBrzvGhWWR8No9Oqho5mTsZCsicxohKVLu+HAmUW0uphiWfaVDjrprRdIZb4m1PCB/LnWG1MMDeU+nVEtjEbeP6pAKQW59m4hYSIZ/KBaTGFfXkWzE4HqzG+nK81EzMbc2r1hsuNt52EmtVd2V2y/Sv4V1Kp2vo0GAVPdrnrZZZ04CvVjwxGiHiErm5n8xmOuBC7SBguzwhMaq8oTDelY4RB/J5cLylb2MZyl+ZjFVVRg1a9YTZLmoSZQspI003gKLXKb/S9MxdMtiOsUoJqHKXEY9cLhzfe6WQ4euOLx9GDDniKzbSrxpnQWiLG9aWQVJCaXN4/eFn9aBpy5A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=gyAsWCWWz8WK2yUFnergg82sc3oC8YnTgkgyqPMqRTk=; b=icvlHjCSVBhOKlOkauJaSOG8pgffPUv/6zu8H7bLJY6VF6z0oK0llWtW92bPBSGNZXFXAl+pvCLbUNelNW5qw0uvrZT5qcGMpcEIWKVFp3yL/rMLlLQBzvLbBwYeDW1nArleElYTwuN3f0Ei1uikX/F0yYOTgFycNVoIAXAWQwTAOKPtQyLoh+awlsa/0/HioQeQBQh0Y3NLt9ZMf30zepMRJW6F68tmErFLICWBCx8OVtvoPFiMs70fXd2s+4VU6fizN0aX2FdTa9g4Q9aKkB3L4DBgbEKVB48ostfyd3SsEb6Vy93DRJ4VP0xVEyPqNYiKuOyVP/wXezMu0RGNaw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB9075.eurprd04.prod.outlook.com (2603:10a6:102:229::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:50 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:50 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v4 3/4] arm64: defconfig: add S32G RTC module support Date: Mon, 11 Nov 2024 15:59:39 +0200 Message-ID: <20241111135940.2534034-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AS4P195CA0006.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB9075:EE_ X-MS-Office365-Filtering-Correlation-Id: bf5c6baa-bc52-40be-eb34-08dd02591b99 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?B?WDZOeHRreWNrMUV0c0Jzdyt0Ui9HVlZESUNjSDZjVFRDR1NoZ0hndGtHSXVS?= =?utf-8?B?TUhaZVhhK0VRRjROcC9IaEZ3Q2xHMThMSFB6bTcvbzhUM2I2Q010a2ZjQkd4?= =?utf-8?B?SEZ5TWMvVHVKU3BvekYxZ0MvVm5JMW13cC8raVFmaVpqWXJvVWxieVV6ZDlW?= =?utf-8?B?RE5xMTVBQUNPbWJoZ3g3dW12WXBPbnBuZDUyUVh4WE4wczlKTlRLL29Jekh5?= =?utf-8?B?TkwxMzRidHdMVUJRQzQ5UExQSy9jQUtWclNEdWtoNTQyc0hvRUJlOVJ4U2Zm?= =?utf-8?B?b2dzcCtTakk1WmtiSlUwNmx2Ri9Zc3gzR0JZeDBrQXFkRkhDZndHa2x0aENq?= =?utf-8?B?VEV0Q1JUS3B0eW9pM0NvTVk1R21Ud1FMWERPYjZEdjFHVDhaeGJjVFhrWmJY?= =?utf-8?B?OERTZDVsVWI0cW1Jc3JPU0crU0NpZ0VxWEpyYUZURExUVG12WmswMk1BZUdI?= =?utf-8?B?ZUV4bjhaa3ZteFFwemc2S2RuQ2hGUGpmb1BFaVJQQkd6cFRmQjIyd0syWEt4?= =?utf-8?B?YXRzRmkvdGlMNmYzcnpyVGdaN3hrOE5uaGxsciswNGtxbmovYUNXekU0dWIy?= =?utf-8?B?NFFJVUZKZ0JFR2FPUllJanc5V3NPSGdjbVhXM0tjc0Y3MlUyQlZBeWtaNEg2?= =?utf-8?B?cmFpZGFYeFdTL3hQN3plMkFzTTlUTWs5cEVDdm1HOHFTbStvaW9PeVE2SFNt?= =?utf-8?B?T3NUM2pzU2ZPdkVxQ1NNMW1pbEExQ3FnVWttdk4zT3p1YWxjekZtSWxFVnJQ?= =?utf-8?B?anpMOXBVSHIwbFliU0NtYW1rTi9jYUxhbktpZUNNM1FwTytIbGxTbjVmdkRE?= =?utf-8?B?c1Mrc3pkY0FNQTAvWWs3ek9IZ2ZpcEdYY1BrcGJEdHRvQ0xRVlFnUmcvbnRG?= =?utf-8?B?VmlyTC9NZVcyTFA1Q0VQWUZSNi8xckVZZ0VSelRGS3VPeDhhODVYa1ROUEZu?= =?utf-8?B?eVEwSGVXUEVDSVhVKzI0a2d5dHV6T0RDelFZa29ZSDd5MmJhckNLRm44ZnV3?= =?utf-8?B?WEVNNy9NOFFhTnQySnM0UGVhYWlzK2hsK2Y2L0ZUSXdMME5aZzFXdHF2SDc3?= =?utf-8?B?dVI2U01LbmJrbnprSk0zMU81akY1cFhoWE1qczFFSUJGdVJML1hIYTdZV05w?= =?utf-8?B?NHFDVEdDT2ErZDVyK1oyU3o5eTgvNW4ydGhOaHdhSjQyZ3U2WmV2elZGZ2lo?= =?utf-8?B?VmdaWnR0MXZSWWpVYlk3alhSN21TdFhuTWVLMUVrV2xUUzg2QWhzdDJ1NU9E?= =?utf-8?B?ZUl6T3ZqMituZWgybTAraGFuaXBPT0ZwaVVKTHpRZGxjZ0k2dW1OUFlmSUJa?= =?utf-8?B?MFBwRFlWZlVNcWtrS05scUt6WG5xMUFsallpTWptRlJWVHRRc3VLUHowZlBN?= =?utf-8?B?YXMySnJRaFBCTFdvdi81MWR5alpGbzNrN0JxenpMQWpYYldoTHlzMWZaVzZn?= =?utf-8?B?UUdUOFBkd000eS9UNXRSbWNTbUY5MWNrdHlrT2NldHUyRnFMVWkybWZDaHg5?= =?utf-8?B?ald6MWt1RGkyZmdDaVpvd0ZsUDRiMktkWUlSNlI3RENaRzhia3o5YUE0bjM0?= =?utf-8?B?UHJFL0NDU1luMFRKdXc1aVBFdGtYR2h0QlVxVzBpa0lyTkZkQU80bnV4bjIv?= =?utf-8?B?WnViVldtMjVEenVkZkY3UFlKMmUxWElnU3R4d2dYOG1lNnF1ZVN1SDZCVXFC?= =?utf-8?B?VUdHakJyb1ZUdHlSbDU0RE1lblN3Z0M4ZWgwczNKZmFsQXVjRE9EWG9MV0s4?= =?utf-8?Q?Q5Mo6WQbzAo3lcl3wbHfmUs9/1tasZTqOQ2H/Ig?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?RzNQR1dPdFdBdVcxV0ZUU0V4WXJiR1lJWFV6K2taK0ZHVWpoY2k5Y1hGTmdq?= =?utf-8?B?OW53Y1F4WEJCZWxZVHIwZS9lUXZuVXcxSkZIR3V1U0F3V3VxaUNmNHBYMUJk?= =?utf-8?B?SDlFV1hHV0ZuNDlBOCtzZDRCWUNJTlpIVTJtQU1VbElwT01qR0hhc04wM3No?= =?utf-8?B?WUxsQlVYWHZ3U1dGVzMvOUZwUWNEallGWUwvbTIrNkJkWlRJU00rTEdId2Z6?= =?utf-8?B?RVJlYXZwTndYZVBzV0R3UWZSN2Vjc3ErZjl5QU5HZnBYUTA2c05uZlMreTQ0?= =?utf-8?B?QkVnVS9lRmcrMG54YitEOFNSVldoR2Z0THFFZnhGMEtPSzhMVzZpei9NUzVB?= =?utf-8?B?SXg2WnNzdW5XU3BxbTJjS3dnNHdvVmhDQkNGVEZPZmJVVGpGNnNSbHIzM3BT?= =?utf-8?B?M3lzN0VBSjNoTkRDR1hJUlBTalEvVFllWEFESlErK0RxR3RzMzRyY0JWSGFD?= =?utf-8?B?YytXcXdPQjhjU1BWbTZSSU1IVXZHUkEyeUVlb1RhbDV1TlB1SXloNUFOVklI?= =?utf-8?B?OHV4NEVUSTN1MDRWdy9ERnVjaGdZQ3JqZDVsZ2MrS1Q0VnRuMERmRkFzY1VH?= =?utf-8?B?WW0rQzZ4b0s5bmxBNkJzRG1VNXBPdVVkV2dZcEIyU1YrNzBUMzFrTDJnemdW?= =?utf-8?B?NlB3dmFzYXl0czBPZTloaitiTmw4Yk5DUGRVNU56aytoYjRtMnVkVW50Y1dm?= =?utf-8?B?N1UwUzlqeUdQQUU2eGhJRnkwcGJnMXZONGtiTnBib0oyU1dmcWYzWStkeG5k?= =?utf-8?B?VlplUEdTK0d3UXp1Q2lhYnoyaGswbVd5Y2oyMFRBSGpnVTRQbmdqRU1qWkFw?= =?utf-8?B?TElpeW5SVmlnL3BDanJ5Vkp2ak5ZbXIxYTI4cExKRDNUV2loU1RSRGxDWDVn?= =?utf-8?B?WFNRSERDdlNMbm8yT0lYb0FESkdJaWJPekV0OFJBMzhzTk1BcFhRKy9hdUd2?= =?utf-8?B?ZllTZnJhOVY1Zlo1SkJBWVQxdUFXUXVWMzNaN254dnMyY0U0RlYxb0VGbGhT?= =?utf-8?B?SGRnRzhVK1hIeVo1OVR1cHFnWHp2b05WZ3hOSTlsZWlQbndmMkQ3MEJDeDRK?= =?utf-8?B?b3krQ2pLWnJHbC9GRGdROU5MTHNudnQ5QkVlVXlrWGFlNlQ4NTFQeTc1aS9F?= =?utf-8?B?NnB1Q1lFMDVYZkVhNlFlMlIvdHFyZU9YQ0RwTWZGR3M1enNpTzdOZkxjemFR?= =?utf-8?B?dGxiRmRHMWhBY2dsb1luZ1dWK0pXSXRVUnRWOUV3MGIxbXB0REZmaHQzMHYw?= =?utf-8?B?cEJ6YmtmVmRyUU1DcHduS1hXN2NTMW0rSGZGS2srempoK25MY2RwYXdySlE4?= =?utf-8?B?SzZPM0w3SVZKZml0dVhDck9FUmtWL29xVGloNmdsVmwvTlRZUzdHNmZnYi9i?= =?utf-8?B?cG82TU05NHFkRlBwdCs5SE50aVNyQUtIRzJZdlViYjdoZlhiYy84UFNNa3Jy?= =?utf-8?B?clN5bE56KzQzTXR3QlRrMmhFOGkzTDJDMDkwQ1FIN0VUUlZaaGNFM2swQWxD?= =?utf-8?B?aFRSRERncXZCaXErOW9pckxrWWZPRmxjNHlNSXJIK3dnYThtZk14OVdha3JG?= =?utf-8?B?ZlVNQ2JweVZmdzR2KzhNWHA1WjNDZVVtRlVObktwR2hQdDJ3dVRYcCs0dVdN?= =?utf-8?B?YjJwaUZLaGNLekRrbjdIdDNmT3RReFYzWVgwbGppakgyY2NTdUVWV2tOd1ZO?= =?utf-8?B?K1gybkFSMUNrMm5DbFBkMGhBYzlPZ3VhcFFKOG9yb2R2bzJIcUNGdGtocFZN?= =?utf-8?B?d2dkaXhpWDZ0d2pabllYKzBLdnVaazRwa1lqb0hBNFMrYVRUcE5LOGZRRThY?= =?utf-8?B?a2hxOS9yVHh0eTExTEhYcFdHdG5vY3g0QStyWjRGRDJkOXBDQXhSdlAwRnpv?= =?utf-8?B?TXRoMlQvSzcxeks5ZHRZUE5vbDJ6azVWTFFDc1hxbFFqSmJUaHovTHVoRXZ4?= =?utf-8?B?Sk5wRHZBUGEvVG93a2NmdEZ3T01sU1JFS3FuRzM3MkM3cTYySUpKdy9iOXBk?= =?utf-8?B?QUU3QzNiNVRUT0tCRGwyWndmVHVUdWovbUl4QU9DSkVraHlYQ2V0clEwUW15?= =?utf-8?B?cHIrZnorQXIybW82dHlnR1pIRGJjVEtiNE5pdlQ3TTdOMWxLYVptL0x6MDdl?= =?utf-8?B?OWhOdXlwdTkrUkcraGE2dkZhS0Z5a0locEdJT0F4QjF4UXEwa1psR25Jb3JW?= =?utf-8?B?dWc9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bf5c6baa-bc52-40be-eb34-08dd02591b99 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:49.7005 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 6XOJ3Eybjo0JLpj/29lRNVqRuKcWmG01yjRjVB2AFqM8ZOIKLWzkiYuPQ6k49RtFqP1/Jvf6qoR2up8FciNf4jNd0PhyosO0F6q87XOGkVo= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9075 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea The RTC module enables Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5fdbfea7a5b2..584cef78c984 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1209,6 +1209,7 @@ CONFIG_RTC_DRV_DA9063=3Dm CONFIG_RTC_DRV_EFI=3Dy CONFIG_RTC_DRV_CROS_EC=3Dy CONFIG_RTC_DRV_FSL_FTM_ALARM=3Dm +CONFIG_RTC_DRV_S32G=3Dm CONFIG_RTC_DRV_S3C=3Dy CONFIG_RTC_DRV_PL031=3Dy CONFIG_RTC_DRV_SUN6I=3Dy --=20 2.45.2 From nobody Sat Nov 23 19:40:45 2024 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2084.outbound.protection.outlook.com [40.107.20.84]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6EF071A01B8; Mon, 11 Nov 2024 13:59:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.84 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333598; cv=fail; b=EltRsICCwzQjCNGSPoEuGmyLqVxnYu8VN6CbqAmu9t5y5hwVI/La/Bdq7ygHY0if44/q2XeioEoK8rDKzkAoNz41uX1uX2fHuRpeAbUcnju4AvEue6YHAH/9RHUAeGkD1vNxQOVRHO2HicEg1rXaGt+NUj/2Kbjedd/2+0jYQt4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333598; c=relaxed/simple; bh=29cp7YMCqHQRGq0isxS4uMh3P4LeDbfkrIl+b4C/9ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=YXjxm/+HSMNMPzsEOUpy4Sh+nwJpHLA8hTtG5OlvI+P58OHZOgm84D8ZXvorYrrfiagtvpJRq7Ga6/k3N5G6PNC1c0WEAavMa/4Yy/pvy8zunA1bLTyWVIe2UqBgbUoEBj1qreWKodiEx4qU+KMlfutuKvL+p1ZzRsG2zxzVlFw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=CFAEbbpL; arc=fail smtp.client-ip=40.107.20.84 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="CFAEbbpL" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YR83ddbS7iJZIk2gCQ24rnqHZ/jtnG4j0V8hwaeqm2cYgxo+4VYmIIFN2oG5SGd7MSr0JL4FcrhpQR8cTC1bY7bqlAhOf6IU88eI83NBMk4aCM9BZA6TZHxwEyjgLt6AGYXG4cslb2Swa/DstHJzKVChOPmdbBcfvkEFFndAvQumZwH/DaJeyxYNpGpW6T1V33Py5Jv5syAtyck+ndckkENRncFupwT9rgjoFiFMc4FgXxWmWM/BtkvjzMRHSA4RFDl2m+LczXKA22VxtmO6VwtrAq8U07Zs7/MxBekgXPr7YRICBV8XiOiJOHcBNKJvEkZcielZxTqH2y/gKObldg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=cENzZQZ3t3O6B00/e3wN/3BkHE+s7HOxtwT75VQaV/3tmlbLfbMtPyYmBTnjUaMsfXCwTEt1QanU4m+eJJtqh7aTAEvNjag/4dcioATHjgqsQK/QNRSPVQFGc0iFDLFGck2abVBDgHYdlt68aWGwu+7+H4kbzJFs/zhV8zJBF9753zBwWeKEXdLdWJF9A+8J67kYCF1DwgH+J3KGoXft34LxcsefbLxDigo8mVrjaJQz/yeIJiaT+hF/GsWhnvyCN4L+ooHLxvCBdjbQ1P0Jcj8xfzfcwSeyXB9aU1UutmBW1JpILmhzApRMnSQ7zBzz2nQpEyQSGx93fMp66dv1/A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=CFAEbbpLoWcv9La6dN/lMEsq0Fz+kVRO/0w3FMOite3Mad0rPLhzJUKksqrMy4ml8w0gtwXKSbO17hFcgoRxrrW7k/zX4QbHrv3pBEv9Ejr2W43O5MOpbYmzRV9JYY9KhsSRFUrfuI7Wo9rAMDdPLj+tHSGYR2UYfhMytnQGG3rDYKXX4UA5W1DNoDiO+IWNX04Two/bW53qAc48aS6/0dwIL57WT69u/VnZutxH4JArGQ0GhXu3ThPuR2pQtlQrh22OHAtsdjfPT/NDc67JpG9e1yxQI7QQCXY/Pwt3FbLgBqeoSZuw7S19VDMr/MCCbZoK4s2WEc/5uTOuFQw9Tw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by GVXPR04MB9927.eurprd04.prod.outlook.com (2603:10a6:150:118::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:51 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:51 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v4 4/4] MAINTAINERS: add NXP S32G RTC driver Date: Mon, 11 Nov 2024 15:59:40 +0200 Message-ID: <20241111135940.2534034-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AS4P195CA0006.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|GVXPR04MB9927:EE_ X-MS-Office365-Filtering-Correlation-Id: 500e05f0-34dc-431c-8b4d-08dd02591c9a X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|366016|1800799024|7416014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?L1YyUGZPNnhoMllTelNLUzBSVC93eU9qZEpmRlZYMk02NlZxdmJFc05yeEtP?= =?utf-8?B?YnNSVjQ0SlhiK0lRSmNBc04xbFVZSEMwNUo5LzIrc0ZUaVRyQVBmUHhaNkRv?= =?utf-8?B?Sno5TnJxZU1PU1hQTEtVWnpndTNSdFFPOWdCUHFDL0tXKzBEbncyemd0K1V5?= =?utf-8?B?VDhuY2NqUXNEaFNMYUJxTmJTckxLOEk4T0RwYUFvS0owY002Ymw5RDJTYWkx?= =?utf-8?B?YWRhd04rZVV6VnFoSmppNzQwWUtiT0hnL25YMWd5bGZyOEdJd3pCUTNTUXFY?= =?utf-8?B?R2kvbnFCSEIvcW1JTnIzZlVVdG1ZMy9BRmdhQzJiT3NQb2tPUUx6TklJWjVk?= =?utf-8?B?Tk1PV1huZWJwVWVGY3NlSlJqVFhHNElsMDR0NG9maDk3ZGVCUFp4alBnU0xN?= =?utf-8?B?RTF2S2NDcWlKdXljWCsrR28vTzByS0lEdE5kTUVrNkh3TlJBQVV2VkpKdng4?= =?utf-8?B?THpMYXlXbEtXWWwyVDF2VzNSclVXUStZS2x2UFNsM0Q0NEFWNmEyc1JqZ3p5?= =?utf-8?B?cTB0aEQzSEZHbVA0OGgzS1p4RjdKTWJSNW1lam1LQ3BFSzRCdGFCVFpVOGdh?= =?utf-8?B?SzF0dEQwOVp4ci90TmFmR3kya1R1bTBBcHdnN1UyNS9tMjBXSC81SGVkWmF2?= =?utf-8?B?Uk5sb25ONXN1STBjcVUwNk13U2I3aVZYQ3ladCticzhCZE5CeU5qdXZ6M1hF?= =?utf-8?B?YkthM21CTk1QcTNpaEVHWnFCT2ZxOWpNYnkvRVZhcjI0V0V5ejVtd1Ixd0Jw?= =?utf-8?B?SUxPTitoL3prUXFJL3VUQUpHcTY3TEw3RW8vb25wQ2tDWFhjdUwxVmVrQ3Fi?= =?utf-8?B?czdvRENlR21CWHNKcFEwTmM0U0dKYkZWRytoUUxQUEdvUk1hUTRad0NqdUJX?= =?utf-8?B?eFQxekVxYVJPcDhySGJPTUx1UnpwbjVrMTRhT241T3ZVTU52YXRTM3JPeDFF?= =?utf-8?B?aFNKMkdwbnppTkZPckh1SnlycEttY2QwK2lneGZDbmxxV0JLbmZUODUyMWxW?= =?utf-8?B?clVKMG05QWFVS0IrbWtzbEh4ejY5QUZKanp5ODIvbm9sUitWOTVFVFIyVlZl?= =?utf-8?B?RjFnQ0JqRG5mTGV5ZnQ2eW5SWGpmOXk5OUEvUUxsUDJyM3Bxcm9qZUtwSlhF?= =?utf-8?B?TjB3Zkt2eVRLc0dMWHhUVTNNR253TUZxNU5LbjRJV1o2eU9PUGRJWkljZ01C?= =?utf-8?B?bllHV29obW91djhDVHFuZjIrdzhYa256eWo3N3lVTHB5RG95T2E5bVpyMjI5?= =?utf-8?B?b0laeklrK3hDa3I5dGNNeHdZQjlXOUlEaFFFY1luYVZhY01adStyMVNjekpW?= =?utf-8?B?cFF6NVEwVkhuakhqcnQvMVNsN2JXYnh6ekp4QkEwUmYyakdtVG4zUHBnL1dS?= =?utf-8?B?TnM4akxQSFdBWDRjdjVpaHNkbk1kVTNlaFZTWEFnTUtrdDREdCtpTmRYNjFK?= =?utf-8?B?WWNoN2xqa292eStTWXRreVdnaGp0OHI3S2ttR0hJMFVyd1M4YVFYOTIyd0FJ?= =?utf-8?B?T1JQdGoySFRhOUREVjZSMk0yUDBhdENHZ0dUOVg5UGNTV2YzMEtwa25ZVm40?= =?utf-8?B?SHNMUGxrK1FZREFUUzc1cFVCQjFreU1XRVBWUWYxUHNKUFhZNEN2REFGYm4z?= =?utf-8?B?R2NNamlMYjBHMkJpbmhLUU9ncExjTWhYN3JidWluSldVdDN5cCtoejBNZ09z?= =?utf-8?B?bSt4b1B2UnhpUkhPVEhwSDBTOU16WlB4VVN2Tm9uRlRSOW90WVNVcUwzaTZh?= =?utf-8?Q?kPsxYug0tEbRRgHoCKmgdNnZTIOpvHiwTxqcnjS?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(7416014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?cGFjdGF5TEsrbHJob0xCdTdJSUw3VVZld1Ztang4NFoxR3AvTEQ2alZROHAv?= =?utf-8?B?TTJJR1hBaG11cC9nOHBzTG9ydjNob0tZTkVkbkwwMVp3SlZwN2tzdmREQmJS?= =?utf-8?B?blJkWG11c1hCbGpRMWZReVNhQmtxaTVvYXJUZTFFM01tSDhXbk9PeGVuaXln?= =?utf-8?B?ekdZK1pOY0tDN20yOGk5YjJWckZIOWZlbjArTXFSN2ljL0JNTXpRbDFxQ1Zr?= =?utf-8?B?QTYrUFRsU3B5ZlVOUVpnQ0xBY05ZamE5YUVFN1FFSXJQbE9JbEQ4a3V3VXpm?= =?utf-8?B?aXBybHE2Zy9IS2Q0ZjUrM0xZblY3ZG1waTBiZm54RWRiejBkWHdETTZjTVJB?= =?utf-8?B?Y2RyZUtkaXpxNXFGYlFmcmIzdzdPLzloQytPVXJlYkFENkV4UUNlL1B0Unk3?= =?utf-8?B?VGdMczZNN2h0SmZjNFd4cFdpRWloMU9vdkRLWTRhSHo4ejNNZWlyUVdPc0ov?= =?utf-8?B?SlpsVXRMN0dXZklJYmxzcURhYitqZmJhY2NmSzZqQllYbzRvQzVKUUtFNnBr?= =?utf-8?B?Nmltd0RwN2dUMGxkeHNwcnNxb2Y2bWUrQWdndzJNOFFkVTk3VGMreVBLYm1t?= =?utf-8?B?aC9MdCszWGNsaCtuWmNMQmdUV1ZhRktET2RmSXhOd1ZTLzVyc2kzQlhDYXRq?= =?utf-8?B?akRKTzUyYS9VRXpPUE5RRGpCQk5pZ0xEWmwzRDYxcGpvS0JJQzhENmRheXdJ?= =?utf-8?B?WURSQTJQdGNjdWM2RTBhNzMwemwyZmxrY3dKcXlYR0dySUFTbE1jVzRhYlhz?= =?utf-8?B?QWNyd1ZONXVtaXNCM3lwdzN3VDk1QVhUTzk0ZmxoZVdXNTNFNm9zanZnczdV?= =?utf-8?B?djUvSzhjWHAwSG0vak4vUXl2M3BYWmYrbkpmWk5Qb05VYklmRDhoc0N2ajAz?= =?utf-8?B?MmtLRnE4OC9lOENqbFhaUk9pcVBELzlxSFpFM1RqMjhnUThsbmIzWGFabnRx?= =?utf-8?B?eHkwQnAxQWwxM2VoTFV3eEpUUnJaaG5CRnAwa21xblJla2Ftb2FWa0gxcjEw?= =?utf-8?B?QXBheEgrakpoYk5oZm5aN05nb0hScFFabHI1MVZLYlIrZ1RFa2dOVm81WTBi?= =?utf-8?B?c1BpUnI5emRyUko3UEdqSnZzZmt5ZTZrR1JCc1p0NWxSejZPOVBLNWVJYSsx?= =?utf-8?B?NU1NMW93Tjg3bTRDMEswamRNd2hFM1RHM0lxRWtSUm95N09HOG9hSlVFSXVU?= =?utf-8?B?Q0drZ09rUFFSSDQvd2w4UU0yc05xTUNKN3dyY2JVSjVzTEZUQ2ZjbCtHT3JK?= =?utf-8?B?WjYxdDVqbGJNK0M0Tlk5VFVtZDlsdmsybEpoSUpzVE1zczhNQWR5a0FCM0sr?= =?utf-8?B?YjZYbkE0RmYyd3gzZ3dGWWFCdmJJelYxMm56cjlKN0dncU4rd2V1c3I4dmVy?= =?utf-8?B?bU05d0Vncy90VndpcjNaU1ZEYzhHUHRVQXhERElQeS9pWHhiamFmWmowbjJj?= =?utf-8?B?ZTFzd3djL3NkeVJCeFpzd0RqV09OREdrMVpVL3p0alA4bUIrcnZMVjgxVDFw?= =?utf-8?B?YlhXWEZOQWtuckFkTUNORDlUTEdiQTRrcTI2VEloNUg3ME8yY2xwZFlxbEd1?= =?utf-8?B?UlFzM1VWVG9JR0tyUEwrNVdIaHJFeXNJaXZzaVlyM3JTOUtpZkdVWnpUajRI?= =?utf-8?B?VEhJQjdQd0ZUKzlNMDV1Sm9vVkNuMzBUSHVpWjR0R1RCTDAraVVITTExNUtx?= =?utf-8?B?ZHBkYjQ5ak05NmlFQ2FJOUV6MUpMTCtBa0FyQU40dFVFdVJacEx3UmUwazBy?= =?utf-8?B?aUdVYSs5a2ExTDFMd1J6NHZOMDhiY3dVMG8vWUcrSUF3TkJta1B2cUtkdlJT?= =?utf-8?B?algreGR1MXMyQ2V4d2szbjZxaUE5bUpjNDl2N3o2c3RLamhwTEdyamE0VGl1?= =?utf-8?B?Q3hueHNtMFdmSHVHMzdoMHp2dk5Od3NkRThRajNCck94cVNaT2x6bnNsQ3VN?= =?utf-8?B?UlQ4eWtXdDVrTXgyUE5nTDZOV3pIcTRSb1dCTC9HRVdCRnFxNlh4dEticXE5?= =?utf-8?B?WDluZEQwVHNOWCtGcDBnZzB0dTdxRENlTDhRY3FFZE1qRE92L1FrMjhrVFBJ?= =?utf-8?B?Y1pVL1R2WTB6dXc4U1p3dy91Lzk2Tnd4M2ZFYjVkTEx2b2J0M0lWVDg0Z3Rt?= =?utf-8?B?aWE1U0phRHFlMzhwb1ZHMmlvaitDVnpaNWVmZkVaRTJKREkwKytqb2dPYjNE?= =?utf-8?B?c3c9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 500e05f0-34dc-431c-8b4d-08dd02591c9a X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:51.3780 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: d7Z1hNvxBeggobIl3/nnQZpfRynJ8fKFJiqMEcWE9zIE1O29wfOkrEjzyBOH4p0/IUtisqUzd7yAydkwrlwLdvVXTCjTIhfaWdQmJrd3ogI= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXPR04MB9927 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add the NXP S32G RTC driver as maintained so further patches on this driver can be reviewed under this architecture. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7bfef98226d9..991a9df6819d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2763,8 +2763,10 @@ R: Ghennadi Procopciuc L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c =20 ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter --=20 2.45.2