From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC4FE19D06B; Mon, 11 Nov 2024 12:12:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327155; cv=none; b=JkaXZzGKEVqnbJPv3t5AJ0GEIMRLgtCCZME94DN1NKBUq00SM4oHLVjLaIQKLGZ/bk/z5jcGXFi+62Mwav0GnpO+FNCbZmD6t1U/iaNBUHP3ZR3sMgoKc/hmx1csGfNydj25K9LK5CEoLARv2+Y3HlcuIaCzIGL6gxFgnQB6dK8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327155; c=relaxed/simple; bh=Br8kgfEIxuf0vsuD9X7LLaf0iI0ZZCvYaxX+rmiZ1YI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CEBMBYYGhUJbmtBYi8kmbEAhYWH/Z5pBpDOgvxt3ih86fKpxFeAICfkBZGvbH/KgFqAHISoBU/OunVmJSLKXr+zxzz8uDQd2u/G0SgX+Z8f3Fj1n3mCnKk+KDXCDiLnBnuvY6k5EgH4d8jzAYFoIIdUS60zgHe3Ai+/x1KF/A14= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=vdupUoBC; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="vdupUoBC" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB9Lv8C010747; Mon, 11 Nov 2024 07:12:30 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=qZGeK rcS3QE4UHf3Vtjr7IHt5bSHkWyXIll/A5cLKEQ=; b=vdupUoBC7909Wj/yN9lBg F2wPtIrV4w+e7Wybmhimcqc32FUNG3etiS2cLEA4gzL+3irAWOPzF2nC7kQtEfrA S/PZPqxx0YLIJ2AEG9tr1QX2DzC0O15cPtnWxWiu3GGoUuzsNrcqo4D+Ob8aYvW2 cMgaFZr7nfoiHif4sFXGeINAt6ASCAvwYklXYAUo6e7L+h4Pw+6eNKWyFdgBs7up lp1a+VVVmVM0ka1HZErxNxJEhsfdhpch4xyCGQyAMBh/djyvd5QxyybzT8UWhAJ+ AHXsDALG+gqpA5t+Bd4IThT/UhKw3rs3hXTqsMcjFMQUkyO3MtToRDJJ1o179wh9 Q== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t2f6ydvp-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:29 -0500 (EST) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCSaB025103 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:28 -0500 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:28 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:28 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEK010000; Mon, 11 Nov 2024 07:12:22 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 1/8] iio: backend: add API for interface get Date: Mon, 11 Nov 2024 14:11:56 +0200 Message-ID: <20241111121203.3699-2-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: KWn8FW5XjmgCtg7GFcfFJKPi6uL1s_vI X-Proofpoint-GUID: KWn8FW5XjmgCtg7GFcfFJKPi6uL1s_vI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 impostorscore=0 mlxscore=0 spamscore=0 mlxlogscore=999 bulkscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 phishscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add backend support for obtaining the interface type used. Reviewed-by: David Lechner Signed-off-by: Antoniu Miclaus --- no changes in v6. drivers/iio/industrialio-backend.c | 24 ++++++++++++++++++++++++ include/linux/iio/backend.h | 11 +++++++++++ 2 files changed, 35 insertions(+) diff --git a/drivers/iio/industrialio-backend.c b/drivers/iio/industrialio-= backend.c index 20b3b5212da7..c792cd1e24e8 100644 --- a/drivers/iio/industrialio-backend.c +++ b/drivers/iio/industrialio-backend.c @@ -636,6 +636,30 @@ ssize_t iio_backend_ext_info_set(struct iio_dev *indio= _dev, uintptr_t private, } EXPORT_SYMBOL_NS_GPL(iio_backend_ext_info_set, IIO_BACKEND); =20 +/** + * iio_backend_interface_type_get - get the interface type used. + * @back: Backend device + * @type: Interface type + * + * RETURNS: + * 0 on success, negative error number on failure. + */ +int iio_backend_interface_type_get(struct iio_backend *back, + enum iio_backend_interface_type *type) +{ + int ret; + + ret =3D iio_backend_op_call(back, interface_type_get, type); + if (ret) + return ret; + + if (*type >=3D IIO_BACKEND_INTERFACE_MAX) + return -EINVAL; + + return 0; +} +EXPORT_SYMBOL_NS_GPL(iio_backend_interface_type_get, IIO_BACKEND); + /** * iio_backend_extend_chan_spec - Extend an IIO channel * @back: Backend device diff --git a/include/linux/iio/backend.h b/include/linux/iio/backend.h index 37d56914d485..e5ea90f1c3e0 100644 --- a/include/linux/iio/backend.h +++ b/include/linux/iio/backend.h @@ -68,6 +68,12 @@ enum iio_backend_sample_trigger { IIO_BACKEND_SAMPLE_TRIGGER_MAX }; =20 +enum iio_backend_interface_type { + IIO_BACKEND_INTERFACE_SERIAL_LVDS, + IIO_BACKEND_INTERFACE_SERIAL_CMOS, + IIO_BACKEND_INTERFACE_MAX +}; + /** * struct iio_backend_ops - operations structure for an iio_backend * @enable: Enable backend. @@ -86,6 +92,7 @@ enum iio_backend_sample_trigger { * @extend_chan_spec: Extend an IIO channel. * @ext_info_set: Extended info setter. * @ext_info_get: Extended info getter. + * @interface_type_get: Interface type. * @read_raw: Read a channel attribute from a backend device * @debugfs_print_chan_status: Print channel status into a buffer. * @debugfs_reg_access: Read or write register value of backend. @@ -121,6 +128,8 @@ struct iio_backend_ops { const char *buf, size_t len); int (*ext_info_get)(struct iio_backend *back, uintptr_t private, const struct iio_chan_spec *chan, char *buf); + int (*interface_type_get)(struct iio_backend *back, + enum iio_backend_interface_type *type); int (*read_raw)(struct iio_backend *back, struct iio_chan_spec const *chan, int *val, int *val2, long mask); @@ -169,6 +178,8 @@ ssize_t iio_backend_ext_info_set(struct iio_dev *indio_= dev, uintptr_t private, const char *buf, size_t len); ssize_t iio_backend_ext_info_get(struct iio_dev *indio_dev, uintptr_t priv= ate, const struct iio_chan_spec *chan, char *buf); +int iio_backend_interface_type_get(struct iio_backend *back, + enum iio_backend_interface_type *type); int iio_backend_read_raw(struct iio_backend *back, struct iio_chan_spec const *chan, int *val, int *val2, long mask); --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1D7919CCF9; Mon, 11 Nov 2024 12:12:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327156; cv=none; b=jYAwgRc1XaepeWrgcDXyV0PqCNXUrzCBOO/DeLWUAtZAV40FzBTQyW2Bd3CFmeVE9fHjjGeOuTFg716g8RmFe7zlFuxKB3nXDbULq/Evd/i7Wlizh2mENq4EovWV6zIR0m2PUoLoScP8Om5dwb5vws2HDpGxnmbNW/6/bGN/MnA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327156; c=relaxed/simple; bh=TIc/VGU8iWqUuOpsnwMcPNK1TE5iwfxoxI2yfpHWm5A=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=cOaGhQNuKjuuOlqg+ZpTWOReyQ940XUGLBwtgcxtaZenPY0hk9/AnPdJje0lU4wUuJtBvRvcUQjHBWaA4ETABJUmVquvDqLT3id1jn1PnWHDfC66zI4OPp23KFI3phrMO7OztzXtweFO61ZDmPS7SuLwtHphiTpp0A3mg4eKzCQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=AdLISc7L; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="AdLISc7L" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB9WFkY027704; Mon, 11 Nov 2024 07:12:31 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=Dv21a cndmhRPjMqdOV1AGbYX/rmOEUHpFefVs7gDGn4=; b=AdLISc7LqgIeU4v8HHsrT nSqhEoKP+hfYd1me3N8QyeOPrAHMzwbjhEm2me2lwKPXAgiG5xqxXI156iHFg7BP s8R8MWYJJZV9W360zselhtO8odP+/65VoF/KrfN/S5LleHscWlF2cE9l4BEPmduT yyXJ9zoW14cc1ierzy/AbOpg740bywssO37WM8JXCt5SoX9ESsH5kySMLQS9abZq ZyBnWpjVbfiH/Z/cdRGmI5fHltWwv4ZioNBmDzNC6l/qlL59CLurpmdWzVLWKODQ 9cPgiwmPWiKRH33pDyGlxH3Filkt+B9xXi57VNw+hTo9lsVxCw2QNbELH92PXzKf A== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t5h5xw2y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:31 -0500 (EST) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCTaA031073 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:29 -0500 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:29 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:29 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEL010000; Mon, 11 Nov 2024 07:12:23 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 2/8] iio: backend: add support for data size set Date: Mon, 11 Nov 2024 14:11:57 +0200 Message-ID: <20241111121203.3699-3-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-GUID: uJkcC1x-72rvh3Ff5QIdPpP2lnHoJaOS X-Proofpoint-ORIG-GUID: uJkcC1x-72rvh3Ff5QIdPpP2lnHoJaOS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 mlxlogscore=999 adultscore=0 lowpriorityscore=0 suspectscore=0 mlxscore=0 priorityscore=1501 spamscore=0 malwarescore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add backend support for setting the data size used. This setting can be adjusted within the IP cores interfacing devices. Signed-off-by: Antoniu Miclaus --- changes in v6: - drop size_t drivers/iio/industrialio-backend.c | 21 +++++++++++++++++++++ include/linux/iio/backend.h | 3 +++ 2 files changed, 24 insertions(+) diff --git a/drivers/iio/industrialio-backend.c b/drivers/iio/industrialio-= backend.c index c792cd1e24e8..ea184fc2c838 100644 --- a/drivers/iio/industrialio-backend.c +++ b/drivers/iio/industrialio-backend.c @@ -660,6 +660,27 @@ int iio_backend_interface_type_get(struct iio_backend = *back, } EXPORT_SYMBOL_NS_GPL(iio_backend_interface_type_get, IIO_BACKEND); =20 +/** + * iio_backend_data_size_set - set the data width/size in the data bus. + * @back: Backend device + * @size: Size in bits + * + * Some frontend devices can dynamically control the word/data size on the + * interface/data bus. Hence, the backend device needs to be aware of it so + * data can be correctly transferred. + * + * Return: + * 0 on success, negative error number on failure. + */ +int iio_backend_data_size_set(struct iio_backend *back, unsigned int size) +{ + if (!size) + return -EINVAL; + + return iio_backend_op_call(back, data_size_set, size); +} +EXPORT_SYMBOL_NS_GPL(iio_backend_data_size_set, IIO_BACKEND); + /** * iio_backend_extend_chan_spec - Extend an IIO channel * @back: Backend device diff --git a/include/linux/iio/backend.h b/include/linux/iio/backend.h index e5ea90f1c3e0..59b6651b7eaf 100644 --- a/include/linux/iio/backend.h +++ b/include/linux/iio/backend.h @@ -93,6 +93,7 @@ enum iio_backend_interface_type { * @ext_info_set: Extended info setter. * @ext_info_get: Extended info getter. * @interface_type_get: Interface type. + * @data_size_set: Data size. * @read_raw: Read a channel attribute from a backend device * @debugfs_print_chan_status: Print channel status into a buffer. * @debugfs_reg_access: Read or write register value of backend. @@ -130,6 +131,7 @@ struct iio_backend_ops { const struct iio_chan_spec *chan, char *buf); int (*interface_type_get)(struct iio_backend *back, enum iio_backend_interface_type *type); + int (*data_size_set)(struct iio_backend *back, unsigned int size); int (*read_raw)(struct iio_backend *back, struct iio_chan_spec const *chan, int *val, int *val2, long mask); @@ -180,6 +182,7 @@ ssize_t iio_backend_ext_info_get(struct iio_dev *indio_= dev, uintptr_t private, const struct iio_chan_spec *chan, char *buf); int iio_backend_interface_type_get(struct iio_backend *back, enum iio_backend_interface_type *type); +int iio_backend_data_size_set(struct iio_backend *back, unsigned int size); int iio_backend_read_raw(struct iio_backend *back, struct iio_chan_spec const *chan, int *val, int *val2, long mask); --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A5D119E997; Mon, 11 Nov 2024 12:12:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327160; cv=none; b=kHisJVObj2Is0uHYp6ddTKnWFKJoB6b48R6KLGBTT/FgZVFSPBjGLMSOVcw4kwIYFq+Awh0r5J/t6hZYvI+i+yRsAJJTeeT97q1KuP198J2Dr60DYYYilBi+DvzO31tykQe0/tHI4zQRFM8sKyd4Xwl6evke0P2koMeJ7A1lCSA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327160; c=relaxed/simple; bh=DPX+1Ql+9H03Oju6y/3FEvyoPe1XafQYonZ6gblW1Pw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iFiw3ntX3+V/cyhPqaWl5Q1WLvMGcVgeZWrBDArIJiKnJMxpJzDf2QnlUZ1uOv1vbgfAf4Xlf7Ia3ocw+4fxlq02WULa0/Ey9c8vT/qnxQyr0MmDf4c/Ce12LylwCWXiN719AkacH6bUR6hYjLEt+Bq0X+KdhUVjpuJssGi0q9o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=mQjWUgil; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="mQjWUgil" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4ABA1xV2027560; Mon, 11 Nov 2024 07:12:33 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=bdhA3 YaNxnrOz5RzgsjoHnTurDvNHsG6dbtH22brN54=; b=mQjWUgilt8Oh2qPLNnMn4 eHSzl8W8kxf3uJdBXFQ+iUCTWwQSyaHHqdSnjMHySg0xJsZxqWyQNK0oFdJRLA+R 916rJmw4rMG16vhH8LyLxAn3GyeL315nuSwYAsYa27/xoYOUsFPuEQpc/d90Zz0/ 7/iqVCJQv5Ke8ECpEVAzYPI2nHccvu2BlZRbA9/oggyo7/YBGyxr8YEd55yyY2mV pQLaDNbt6ejbZ4KHoEMGUgAOmQdciIlxwJ8fh7HV7uYpyw+V20fjRcEPlg7cNF+6 SGoCj1g1aYDL9eMhXeA+KlsgX+FsnvUWCghCyVP6m94fx5iOjZ7pg/EOd7rKeeGr g== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t5h5xw34-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:32 -0500 (EST) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCV69025108 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:31 -0500 Received: from ASHBCASHYB4.ad.analog.com (10.64.17.132) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:31 -0500 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBCASHYB4.ad.analog.com (10.64.17.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:31 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:31 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEM010000; Mon, 11 Nov 2024 07:12:25 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 3/8] iio: backend: add API for oversampling Date: Mon, 11 Nov 2024 14:11:58 +0200 Message-ID: <20241111121203.3699-4-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-GUID: FJHFDdkjd-eipz59409HxU7RStMm2VFY X-Proofpoint-ORIG-GUID: FJHFDdkjd-eipz59409HxU7RStMm2VFY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 mlxlogscore=999 adultscore=0 lowpriorityscore=0 suspectscore=0 mlxscore=0 priorityscore=1501 spamscore=0 malwarescore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add backend support for enabling/disabling oversampling. Signed-off-by: Antoniu Miclaus --- changes in v6: - add iio backend commit for oversampling enable/disable drivers/iio/industrialio-backend.c | 14 ++++++++++++++ include/linux/iio/backend.h | 3 +++ 2 files changed, 17 insertions(+) diff --git a/drivers/iio/industrialio-backend.c b/drivers/iio/industrialio-= backend.c index ea184fc2c838..6ba445ba3dd0 100644 --- a/drivers/iio/industrialio-backend.c +++ b/drivers/iio/industrialio-backend.c @@ -681,6 +681,20 @@ int iio_backend_data_size_set(struct iio_backend *back= , unsigned int size) } EXPORT_SYMBOL_NS_GPL(iio_backend_data_size_set, IIO_BACKEND); =20 +/** + * iio_backend_oversampling_en - set the data width/size in the data bus. + * @back: Backend device + * @en: oversampling enabled/disabled. + * + * Return: + * 0 on success, negative error number on failure. + */ +int iio_backend_oversampling_en(struct iio_backend *back, bool en) +{ + return iio_backend_op_call(back, oversampling_en, en); +} +EXPORT_SYMBOL_NS_GPL(iio_backend_oversampling_en, IIO_BACKEND); + /** * iio_backend_extend_chan_spec - Extend an IIO channel * @back: Backend device diff --git a/include/linux/iio/backend.h b/include/linux/iio/backend.h index 59b6651b7eaf..b8f63823b3db 100644 --- a/include/linux/iio/backend.h +++ b/include/linux/iio/backend.h @@ -94,6 +94,7 @@ enum iio_backend_interface_type { * @ext_info_get: Extended info getter. * @interface_type_get: Interface type. * @data_size_set: Data size. + * @oversampling_en: Oversampling. * @read_raw: Read a channel attribute from a backend device * @debugfs_print_chan_status: Print channel status into a buffer. * @debugfs_reg_access: Read or write register value of backend. @@ -132,6 +133,7 @@ struct iio_backend_ops { int (*interface_type_get)(struct iio_backend *back, enum iio_backend_interface_type *type); int (*data_size_set)(struct iio_backend *back, unsigned int size); + int (*oversampling_en)(struct iio_backend *back, bool en); int (*read_raw)(struct iio_backend *back, struct iio_chan_spec const *chan, int *val, int *val2, long mask); @@ -183,6 +185,7 @@ ssize_t iio_backend_ext_info_get(struct iio_dev *indio_= dev, uintptr_t private, int iio_backend_interface_type_get(struct iio_backend *back, enum iio_backend_interface_type *type); int iio_backend_data_size_set(struct iio_backend *back, unsigned int size); +int iio_backend_oversampling_en(struct iio_backend *back, bool en); int iio_backend_read_raw(struct iio_backend *back, struct iio_chan_spec const *chan, int *val, int *val2, long mask); --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8299119EED0; Mon, 11 Nov 2024 12:12:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327162; cv=none; b=I36P/brfWj84rCRW219gyiPCEbkNwpftKce86YgS3p7obzIhNlPf+i/YXYpwY87fZLYP+l3CC+9G4d4Rs+bt2JWQsRS1PDHW/kD2v3lDi1XtiusI26zar743iBHuVB1sKRWrweuIK1d++heQcCTGQkVGhG21TEEuCvwREWRJKx0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327162; c=relaxed/simple; bh=ayT2m+OtCZQCrcZBQM9i9bkt6WaXV9vg3qQ0BOqwLao=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=irLVOGQg7uuJBkPcNkHSJ1OsxelK5AeUX84umjRI9NhP2Akt20CZy8HLH0QaXsq1KykLe91ZnL6dxLApC6WMp7hT+UuBbutViO91YyaeQskQVvSypOP8Rw2T12PEI69bzRfx2yJ0itAYgWA7P32bCVwqPWwmNMLo966llOGfFds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=iZvwLyeS; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="iZvwLyeS" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB94PPW011822; Mon, 11 Nov 2024 07:12:37 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=+4Dyv 6TvgUnMt7oame7XrSUPymSYEyjC8xcC+9wNf5Y=; b=iZvwLyeSl51lWvTcSxS+T KxZF+EmXMm5M5dLKxkeuDrYbr1fd7/1St9u0GEZ5E7CMr2uojRfz6cCheb9l5Q6Y B3S7UbRLCPy6F9e03C8Tvoafsk+zq4a/xXo/KU+UagokqifL8vnZdLW1dOtvFsVH a1KI6TcfArwogy/HWksSpMu6+KCcFHrbnvJkG0AA3JOGnLIjUb6T0VEUGw3xixo4 OG9074iX+JuB/gGmNfj16GYs0MFzCLdPHq8hH8uiCacPj0TXY3BB6vOzJtgYAiUC jj9VLUJ3mBKq/8cyPzYqydKju5g+UEmDJbfVUcPGaKhwXaNXUFzHuHphQzGGfysC g== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t2f6ydw6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:37 -0500 (EST) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCZNt031076 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:35 -0500 Received: from ASHBCASHYB4.ad.analog.com (10.64.17.132) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:35 -0500 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB4.ad.analog.com (10.64.17.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:35 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:35 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEN010000; Mon, 11 Nov 2024 07:12:27 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 4/8] iio: adc: adi-axi-adc: add interface type Date: Mon, 11 Nov 2024 14:11:59 +0200 Message-ID: <20241111121203.3699-5-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: pWKXaVCTjk0OKFFDFQApjkJ6WXDryohn X-Proofpoint-GUID: pWKXaVCTjk0OKFFDFQApjkJ6WXDryohn X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 impostorscore=0 mlxscore=0 spamscore=0 mlxlogscore=999 bulkscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 phishscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add support for getting the interface (CMOS or LVDS) used by the AXI ADC IP. Reviewed-by: David Lechner Signed-off-by: Antoniu Miclaus --- no changes in v6. drivers/iio/adc/adi-axi-adc.c | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/drivers/iio/adc/adi-axi-adc.c b/drivers/iio/adc/adi-axi-adc.c index 5c8c87eb36d1..f6475bc93796 100644 --- a/drivers/iio/adc/adi-axi-adc.c +++ b/drivers/iio/adc/adi-axi-adc.c @@ -39,6 +39,9 @@ #define ADI_AXI_REG_RSTN_MMCM_RSTN BIT(1) #define ADI_AXI_REG_RSTN_RSTN BIT(0) =20 +#define ADI_AXI_ADC_REG_CONFIG 0x000c +#define ADI_AXI_ADC_REG_CONFIG_CMOS_OR_LVDS_N BIT(7) + #define ADI_AXI_ADC_REG_CTRL 0x0044 #define ADI_AXI_ADC_CTRL_DDR_EDGESEL_MASK BIT(1) =20 @@ -290,6 +293,25 @@ static int axi_adc_chan_disable(struct iio_backend *ba= ck, unsigned int chan) ADI_AXI_REG_CHAN_CTRL_ENABLE); } =20 +static int axi_adc_interface_type_get(struct iio_backend *back, + enum iio_backend_interface_type *type) +{ + struct adi_axi_adc_state *st =3D iio_backend_get_priv(back); + unsigned int val; + int ret; + + ret =3D regmap_read(st->regmap, ADI_AXI_ADC_REG_CONFIG, &val); + if (ret) + return ret; + + if (val & ADI_AXI_ADC_REG_CONFIG_CMOS_OR_LVDS_N) + *type =3D IIO_BACKEND_INTERFACE_SERIAL_CMOS; + else + *type =3D IIO_BACKEND_INTERFACE_SERIAL_LVDS; + + return 0; +} + static struct iio_buffer *axi_adc_request_buffer(struct iio_backend *back, struct iio_dev *indio_dev) { @@ -337,6 +359,7 @@ static const struct iio_backend_ops adi_axi_adc_ops =3D= { .iodelay_set =3D axi_adc_iodelays_set, .test_pattern_set =3D axi_adc_test_pattern_set, .chan_status =3D axi_adc_chan_status, + .interface_type_get =3D axi_adc_interface_type_get, .debugfs_reg_access =3D iio_backend_debugfs_ptr(axi_adc_reg_access), .debugfs_print_chan_status =3D iio_backend_debugfs_ptr(axi_adc_debugfs_pr= int_chan_status), }; --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D389719F43A; Mon, 11 Nov 2024 12:12:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327164; cv=none; b=nCM3DeBXxZ3vWkdzmVZ5FVmyi1RpadICyARYv8OMconvGofuZNwvVjfnTzCMnS09mlY/GcGWc8hmIDeQyJ+fhbW3uLXY3yWawXyVx/S0WspPwJwtNtFh0D8Wh1SFJPhN0i585mUevWYF9lWKT/w37d5UuLgBROj4/6mG5WueBjk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327164; c=relaxed/simple; bh=hIH4g7vtbcaiO1ff16pbuv9V3C3QeYBWvvZrP5PKy/E=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bbjXqCv9bnHaGcZxX8FWIbxGjf4n9dwYg+pRe+6aPlv0O/Fm+kDThjPpZW0hJG68Hy1FXeBOFD4Kzy0W1JFD1kznrgd1PHNpkjVYt6NNNI0d7gpc9xplO/7ymdNo8yplYBTFQYY8u35eVxC8xf6UZsy37b8Im3KMrCMYV74a9kA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=h0XllezJ; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="h0XllezJ" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB9Lc3v010981; Mon, 11 Nov 2024 07:12:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=6lHPq vVGQSfpDB/3mAV1lW7mSJFE+XaV0+QGim0bzW8=; b=h0XllezJ06dqsi983aF9j Nlgt1qD5c+2AeosV2XPsvhMbfXRgCLZG1EtH8O8OKGu3Rh6SSADKe9nueZGf0RdN c2gy9vkTCwbjXdkiVdivj5nRq6QFp0vcFOzuJl3ZNzqlHMgQwmjw35OOSchEv4UF 9a+U48cbQ8VGepgHLcdCTr4SZS0TXnzWtimEijYTQ99PG+QOSfEsHkYVhQqUivi+ nYJ5EyQ2jB/+9tO7cyUcnCgWzp10fR8Pk9HSutSDK1PTESoNy0mEAkRZ/UM3nXJN 9WXCftxLTcgAOBceHDsVqKdSI7zV2tv1vYNSlri1nx43FKf3tyI85Yp3PkOscllO A== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t2f6ydwe-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:38 -0500 (EST) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCbgx031082 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:37 -0500 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:37 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:37 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEO010000; Mon, 11 Nov 2024 07:12:29 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 5/8] iio: adc: adi-axi-adc: set data format Date: Mon, 11 Nov 2024 14:12:00 +0200 Message-ID: <20241111121203.3699-6-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: opuzkDFlOqjSGolxDG6TW9RUqO8KNnIM X-Proofpoint-GUID: opuzkDFlOqjSGolxDG6TW9RUqO8KNnIM X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 impostorscore=0 mlxscore=0 spamscore=0 mlxlogscore=999 bulkscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 phishscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add support for selecting the data format within the AXI ADC ip. Signed-off-by: Antoniu Miclaus --- changes in v6: - use switch case - add macro definition for packet format mask and sizes=20 drivers/iio/adc/adi-axi-adc.c | 30 ++++++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/drivers/iio/adc/adi-axi-adc.c b/drivers/iio/adc/adi-axi-adc.c index f6475bc93796..9bf967d5b730 100644 --- a/drivers/iio/adc/adi-axi-adc.c +++ b/drivers/iio/adc/adi-axi-adc.c @@ -45,6 +45,12 @@ #define ADI_AXI_ADC_REG_CTRL 0x0044 #define ADI_AXI_ADC_CTRL_DDR_EDGESEL_MASK BIT(1) =20 +#define ADI_AXI_ADC_REG_CNTRL_3 0x004c +#define AD485X_CNTRL_3_CUSTOM_CTRL_PACKET_FORMAT_MSK GENMASK(1, 0) +#define AD485X_PACKET_FORMAT_20BIT 0x0 +#define AD485X_PACKET_FORMAT_24BIT 0x1 +#define AD485X_PACKET_FORMAT_32BIT 0x2 + #define ADI_AXI_ADC_REG_DRP_STATUS 0x0074 #define ADI_AXI_ADC_DRP_LOCKED BIT(17) =20 @@ -312,6 +318,29 @@ static int axi_adc_interface_type_get(struct iio_backe= nd *back, return 0; } =20 +static int axi_adc_data_size_set(struct iio_backend *back, unsigned int si= ze) +{ + struct adi_axi_adc_state *st =3D iio_backend_get_priv(back); + unsigned int val; + + switch (size) { + case 20: + val =3D AD485X_PACKET_FORMAT_20BIT; + break; + case 24: + val =3D AD485X_PACKET_FORMAT_24BIT; + break; + case 32: + val =3D AD485X_PACKET_FORMAT_32BIT; + break; + default: + return -EINVAL; + } + + return regmap_update_bits(st->regmap, ADI_AXI_ADC_REG_CNTRL_3, + AD485X_CNTRL_3_CUSTOM_CTRL_PACKET_FORMAT_MSK, val); +} + static struct iio_buffer *axi_adc_request_buffer(struct iio_backend *back, struct iio_dev *indio_dev) { @@ -360,6 +389,7 @@ static const struct iio_backend_ops adi_axi_adc_ops =3D= { .test_pattern_set =3D axi_adc_test_pattern_set, .chan_status =3D axi_adc_chan_status, .interface_type_get =3D axi_adc_interface_type_get, + .data_size_set =3D axi_adc_data_size_set, .debugfs_reg_access =3D iio_backend_debugfs_ptr(axi_adc_reg_access), .debugfs_print_chan_status =3D iio_backend_debugfs_ptr(axi_adc_debugfs_pr= int_chan_status), }; --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0b-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D8B1119F12D; Mon, 11 Nov 2024 12:12:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327163; cv=none; b=f2HKaECVuuj6aBXB2BIQ0h42VASe4DreOcRj65UMJtGs/EFmp11ZsKcreaD2ycQEQ7Omn74HPN4odBQLCgDOLFAgM4UHR7kLrlyHliRmluiP+O8G4PcEOJn8SiWcJZo+4tK9lJuDhRRF1suLV2h/gNpue6WY58mw33WMR+rYrK4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327163; c=relaxed/simple; bh=fLZjrNaTIYZVsUmtPfs8DwImN04Txk1WsLpYf0mcL2E=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=WZnUCDhtpXd0FympqsuDUxCKkuM3rbTtWJ5Pj38coWouqhfW3Gi3YGezeZ0bp7QFgEF5B/i2+qVa+Rfw2BTbGAk05yKgdcpqkaGZi+FV80GBK53fSVyLJ7ZYu+JhVW4Oj9E+LmkHWFJftYAYdQU8L/hMXlcb7htV4GW/mWwIjtc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=NQGrkyDN; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="NQGrkyDN" Received: from pps.filterd (m0375855.ppops.net [127.0.0.1]) by mx0b-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB8p5gQ016099; Mon, 11 Nov 2024 07:12:38 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=TCzo+ x0OnaD9BW87pMVQ4v+Ooeo1I+N7yzKigZyq33A=; b=NQGrkyDN93ExV6rV9y+TQ yF1gpMFqXW34m21pimhBxvSLWho0cJns9OJu/ofLxFQrMcP3Uym+tzamLasuyE/z 8dOeakc21qA/Bb4XVhmIAOVnd1vgaFbpXj2dmyorFopQ8nMRdTAgqhVdFXCPSTW+ aPTvHcBEN3mVdtYyxo4qZu4prqgT865U7DbPUvJq+OIV3l8IKp1+oySJ9+I4rnVJ 1djunZdWVsxMy2SjvuQni+jt4/nGdBjbIbeJ750THuIJ+sZ5GSokkjQlPoucCZV/ 8U9vV9azndwIXX56Pe7A/bsyovO8pN3c2dPLm4ed16nWg3ugr4R8Tih3AUwxe7MJ A== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0b-00128a01.pphosted.com (PPS) with ESMTPS id 42uesdgra3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:38 -0500 (EST) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCbNn031079 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:37 -0500 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:37 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:37 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEP010000; Mon, 11 Nov 2024 07:12:30 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 6/8] iio: adc: adi-axi-adc: add oversampling Date: Mon, 11 Nov 2024 14:12:01 +0200 Message-ID: <20241111121203.3699-7-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-GUID: CZ2esuXUShs2XQpPiI7bQM1I6NKkTyvx X-Proofpoint-ORIG-GUID: CZ2esuXUShs2XQpPiI7bQM1I6NKkTyvx X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 malwarescore=0 priorityscore=1501 phishscore=0 adultscore=0 clxscore=1015 mlxlogscore=863 lowpriorityscore=0 suspectscore=0 spamscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add support for enabling/disabling oversampling. Signed-off-by: Antoniu Miclaus --- changes in v6: - add support for oversampling enable/disable. drivers/iio/adc/adi-axi-adc.c | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/drivers/iio/adc/adi-axi-adc.c b/drivers/iio/adc/adi-axi-adc.c index 9bf967d5b730..8ec668f59c88 100644 --- a/drivers/iio/adc/adi-axi-adc.c +++ b/drivers/iio/adc/adi-axi-adc.c @@ -46,6 +46,7 @@ #define ADI_AXI_ADC_CTRL_DDR_EDGESEL_MASK BIT(1) =20 #define ADI_AXI_ADC_REG_CNTRL_3 0x004c +#define AD485X_CNTRL_3_CUSTOM_CTRL_OS_EN_MSK BIT(2) #define AD485X_CNTRL_3_CUSTOM_CTRL_PACKET_FORMAT_MSK GENMASK(1, 0) #define AD485X_PACKET_FORMAT_20BIT 0x0 #define AD485X_PACKET_FORMAT_24BIT 0x1 @@ -341,6 +342,14 @@ static int axi_adc_data_size_set(struct iio_backend *b= ack, unsigned int size) AD485X_CNTRL_3_CUSTOM_CTRL_PACKET_FORMAT_MSK, val); } =20 +static int axi_adc_oversampling_en(struct iio_backend *back, bool en) +{ + struct adi_axi_adc_state *st =3D iio_backend_get_priv(back); + + return regmap_update_bits(st->regmap, ADI_AXI_ADC_REG_CNTRL_3, + AD485X_CNTRL_3_CUSTOM_CTRL_OS_EN_MSK, en); +} + static struct iio_buffer *axi_adc_request_buffer(struct iio_backend *back, struct iio_dev *indio_dev) { @@ -390,6 +399,7 @@ static const struct iio_backend_ops adi_axi_adc_ops =3D= { .chan_status =3D axi_adc_chan_status, .interface_type_get =3D axi_adc_interface_type_get, .data_size_set =3D axi_adc_data_size_set, + .oversampling_en =3D axi_adc_oversampling_en, .debugfs_reg_access =3D iio_backend_debugfs_ptr(axi_adc_reg_access), .debugfs_print_chan_status =3D iio_backend_debugfs_ptr(axi_adc_debugfs_pr= int_chan_status), }; --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 381541A08B2; Mon, 11 Nov 2024 12:12:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327167; cv=none; b=nG7yQI9Yy6Q6aOUF8QHlRZ6PVv0ddIqcB5YaDcMaz6XuCZz6YNZJ+U40UstiLz+roX3esxXjWIDPOEr/OYkEFn0iWGsLBSEsDkA4ZX2HIFPzpIJ07MO5nfxZboCXN+HQC9cdmtrSBfoJmEt6TVsexBqAPy64+JdaC1caJt0COrQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327167; c=relaxed/simple; bh=/9hK0NLfDkTSlh5VDhO3/k2twGEEQMyBMggpYT0hcA4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=C4V1NbaL/snRfU1SUJZ0hNXQ/Jbo8Ah3uS4R5RDub5hdEMODuDacKqt2uLSlFL4ZVL977bhet0hgtPZ6VVPH5veE4xLYF3L/bKSQOHdmv4/1QdJ1R9a88DMc8Jo3ZBK4Qu8QKxZstPFnsqMdQw7tpJWgmwZ318NuKphh//BCq9w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=qddtBRN+; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="qddtBRN+" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB9WFke027704; Mon, 11 Nov 2024 07:12:43 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=jRwRO Y1WWE0gmr/TbvgtAAlsDJMQisU5kEokFgjgNJw=; b=qddtBRN+gfrCBdGPrHAm5 k32SwN8McbupHSLl3aX8OF3sjSTfZUIHoJBkJHZuqEcaoLyUzFFssTPMb05QujMd p6XwJJfvxUJrj7Kvs50w0y4xRBKQgPZOxNQx76yQ5i+3xsm6s4HSjuNEELXvlbVa LYeZDIciyHzLoGlu2ht7gN9kzWFKAoQi/fpOUXY+Uks+zn/R7O3eN50qwR3kriUR demdBcIpe66hbDoQFvnjsSl2XE0GqzZyZuEu2ONhuT72kAvwxyYuFrS+IRF75NbQ xyCxtH8IfhGiIDNRhZSJfJ/2mPkMP4af/stry9x/Jg0j1z4Fh0cN5dlvYB5q9Rqc A== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t5h5xw4c-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:42 -0500 (EST) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCCfSL031085 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:41 -0500 Received: from ASHBCASHYB5.ad.analog.com (10.64.17.133) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:41 -0500 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB5.ad.analog.com (10.64.17.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:41 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:40 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFEQ010000; Mon, 11 Nov 2024 07:12:32 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus , Conor Dooley Subject: [PATCH v6 7/8] dt-bindings: iio: adc: add ad4851 Date: Mon, 11 Nov 2024 14:12:02 +0200 Message-ID: <20241111121203.3699-8-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-GUID: pGf1ozbOsYRrcNG3jI1iB7YP6jGPkH4G X-Proofpoint-ORIG-GUID: pGf1ozbOsYRrcNG3jI1iB7YP6jGPkH4G X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 mlxlogscore=999 adultscore=0 lowpriorityscore=0 suspectscore=0 mlxscore=0 priorityscore=1501 spamscore=0 malwarescore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add devicetree bindings for ad485x family. Reviewed-by: Conor Dooley Signed-off-by: Antoniu Miclaus --- no changes in v6. .../bindings/iio/adc/adi,ad4851.yaml | 103 ++++++++++++++++++ 1 file changed, 103 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/adi,ad4851.ya= ml diff --git a/Documentation/devicetree/bindings/iio/adc/adi,ad4851.yaml b/Do= cumentation/devicetree/bindings/iio/adc/adi,ad4851.yaml new file mode 100644 index 000000000000..9e9439fed3ef --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/adi,ad4851.yaml @@ -0,0 +1,103 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2024 Analog Devices Inc. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/adi,ad4851.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Analog Devices AD485X family + +maintainers: + - Sergiu Cuciurean + - Dragos Bogdan + - Antoniu Miclaus + +description: | + Analog Devices AD485X fully buffered, 8-channel simultaneous sampling, + 16/20-bit, 1 MSPS data acquisition system (DAS) with differential, wide + common-mode range inputs. + + https://www.analog.com/media/en/technical-documentation/data-sheets/ad48= 55.pdf + https://www.analog.com/media/en/technical-documentation/data-sheets/ad48= 56.pdf + https://www.analog.com/media/en/technical-documentation/data-sheets/ad48= 57.pdf + https://www.analog.com/media/en/technical-documentation/data-sheets/ad48= 58.pdf + +$ref: /schemas/spi/spi-peripheral-props.yaml# + +properties: + compatible: + enum: + - adi,ad4851 + - adi,ad4852 + - adi,ad4853 + - adi,ad4854 + - adi,ad4855 + - adi,ad4856 + - adi,ad4857 + - adi,ad4858 + - adi,ad4858i + + reg: + maxItems: 1 + + vcc-supply: true + + vee-supply: true + + vdd-supply: true + + vddh-supply: true + + vddl-supply: true + + vio-supply: true + + vrefbuf-supply: true + + vrefio-supply: true + + pwms: + description: PWM connected to the CNV pin. + maxItems: 1 + + io-backends: + maxItems: 1 + + pd-gpios: + maxItems: 1 + + spi-max-frequency: + maximum: 25000000 + +required: + - compatible + - reg + - vcc-supply + - vee-supply + - vdd-supply + - vio-supply + - pwms + +unevaluatedProperties: false + +examples: + - | + spi { + #address-cells =3D <1>; + #size-cells =3D <0>; + + adc@0{ + compatible =3D "adi,ad4858"; + reg =3D <0>; + spi-max-frequency =3D <10000000>; + vcc-supply =3D <&vcc>; + vdd-supply =3D <&vdd>; + vee-supply =3D <&vee>; + vddh-supply =3D <&vddh>; + vddl-supply =3D <&vddl>; + vio-supply =3D <&vio>; + pwms =3D <&pwm_gen 0 0>; + io-backends =3D <&iio_backend>; + }; + }; +... --=20 2.47.0 From nobody Sat Nov 23 20:55:38 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 169E51A0724; Mon, 11 Nov 2024 12:12:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327171; cv=none; b=Sdwhx2nHssCZc28lBy/EuEQR6TFZM3HfsQ67EGK3tZ+yi6OWW6cupwKHOKWh2TsBeqCSsnQOehbIvYJ0qRm6/V2qquL/5BFaVvkEwQnmuxhwPa7WPgKi2uUQl1QGIIzcbnshpziz2bMKlTbcGI9QB98hEigsE8cyY06Eoq+mev8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731327171; c=relaxed/simple; bh=arHwrZgEt178ImmU9RgSLNomrrml2Iwz2o8HRFOTEFk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=kRjFGmhI8CbWws2DdnazIO6V2bYGST7VJXm18LcGNOO5fx9XYY+iBqiJKBrdo5OfBuF7rfw8N7BUkd/v7NZ34XOhbfuiXF0LMl/FUC9bx6b0sp5oZaieFXi2jmCNBkgCgkegdD0aKqnUQOSvTlKA/tZILc1rhJcRZ6Hl0L5ZgNM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=dVO42pNV; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="dVO42pNV" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AB9SbOI027411; Mon, 11 Nov 2024 07:12:44 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=gmmHg GG5/tgr4kbUvmnhmdprqXkrPFID9LiEvHIqxnc=; b=dVO42pNVw7gm6CoirzZba K43D+gLHt2fnbDzOnqQUGp1bN4nLHEgqOgxKLV5TeMmu0Z9o/0VYi7r6VhMT0/LL X3s6GV5I3ojj7QA/YK5XCqF5rmjcZ4+y2jBl4U6M2fakUx2HgNjmDTiDF4RcY/If cMiWcmS2CI50EurnHVCZJvzeE5LPtIAJ0ecEPITUAF3IJMLd6dLfdqZTDFklP1a4 6HLK5vxXmDrda/T/MqAE7QeI4VQOsKI++5WYM/tYSjZ8vV6b2DIzevEVKa62acAA 3FcLyrW0L0hW79T7CBiFHzKezRXA6p6DKjkKhdodOX/BfRHPFO0JxA03AsnGRJiM g== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42t5h5xw4h-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Nov 2024 07:12:44 -0500 (EST) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 4ABCChlK031088 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Nov 2024 07:12:43 -0500 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 11 Nov 2024 07:12:42 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 11 Nov 2024 07:12:42 -0500 Received: from amiclaus-VirtualBox.ad.analog.com ([10.65.36.213]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 4ABCCFER010000; Mon, 11 Nov 2024 07:12:36 -0500 From: Antoniu Miclaus To: , , , , , , , CC: Antoniu Miclaus Subject: [PATCH v6 8/8] iio: adc: ad4851: add ad485x driver Date: Mon, 11 Nov 2024 14:12:03 +0200 Message-ID: <20241111121203.3699-9-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241111121203.3699-1-antoniu.miclaus@analog.com> References: <20241111121203.3699-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-GUID: pQs0bnZouOCpXtiL7eONxtdGUAsg_CHU X-Proofpoint-ORIG-GUID: pQs0bnZouOCpXtiL7eONxtdGUAsg_CHU X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 mlxlogscore=999 adultscore=0 lowpriorityscore=0 suspectscore=0 mlxscore=0 priorityscore=1501 spamscore=0 malwarescore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411110101 Content-Type: text/plain; charset="utf-8" Add support for the AD485X a fully buffered, 8-channel simultaneous sampling, 16/20-bit, 1 MSPS data acquisition system (DAS) with differential, wide common-mode range inputs. Signed-off-by: Antoniu Miclaus --- changes in v6 (implemented most of the review comments in v5): - fix zero size array - remove leftover offset members - remove unused structure members - DIV_ROUND_UP_ULL - check ad4851_osr_to_regval before OS enable. - user regmap_clear_bits/regmap_set_bits where applicable. - drop resoluton boost for 16-bit chips - use mutex in ad4851_get_oversampling_ratio. - drop GPIOD_OUT_* macros. - rearrange operations inside ad4851_setup - drop kmalloc for scales and use array instead. - drop unreachable return - add devm_add_action_and_reset to call pwm_disable. - add comment for the PD sequence. - lane_num->num_lanes - add blank line after return ret. - don't wrap early. - add structure for scale_table. - use dev =3D &spi->dev to shorten code. - fix regulator messages - indio_dev->modes =3D INDIO_DIRECT_MODE; drivers/iio/adc/Kconfig | 13 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/ad4851.c | 1190 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 1204 insertions(+) create mode 100644 drivers/iio/adc/ad4851.c diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 6c4e74420fd2..0d97cd760d90 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -61,6 +61,19 @@ config AD4695 To compile this driver as a module, choose M here: the module will be called ad4695. =20 +config AD4851 + tristate "Analog Device AD4851 DAS Driver" + depends on SPI + select REGMAP_SPI + select IIO_BACKEND + help + Say yes here to build support for Analog Devices AD4851, AD4852, + AD4853, AD4854, AD4855, AD4856, AD4857, AD4858, AD4858I high speed + data acquisition system (DAS). + + To compile this driver as a module, choose M here: the module will be + called ad4851. + config AD7091R tristate =20 diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index 7b91cd98c0e0..d83df8b5925d 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -9,6 +9,7 @@ obj-$(CONFIG_AD_SIGMA_DELTA) +=3D ad_sigma_delta.o obj-$(CONFIG_AD4000) +=3D ad4000.o obj-$(CONFIG_AD4130) +=3D ad4130.o obj-$(CONFIG_AD4695) +=3D ad4695.o +obj-$(CONFIG_AD4851) +=3D ad4851.o obj-$(CONFIG_AD7091R) +=3D ad7091r-base.o obj-$(CONFIG_AD7091R5) +=3D ad7091r5.o obj-$(CONFIG_AD7091R8) +=3D ad7091r8.o diff --git a/drivers/iio/adc/ad4851.c b/drivers/iio/adc/ad4851.c new file mode 100644 index 000000000000..6c66477a05b7 --- /dev/null +++ b/drivers/iio/adc/ad4851.c @@ -0,0 +1,1190 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Analog Devices AD4851 DAS driver + * + * Copyright 2024 Analog Devices Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include + +#define AD4851_REG_INTERFACE_CONFIG_A 0x00 +#define AD4851_REG_INTERFACE_CONFIG_B 0x01 +#define AD4851_REG_PRODUCT_ID_L 0x04 +#define AD4851_REG_PRODUCT_ID_H 0x05 +#define AD4851_REG_DEVICE_CTRL 0x25 +#define AD4851_REG_PACKET 0x26 +#define AD4851_REG_OVERSAMPLE 0x27 + +#define AD4851_REG_CH_CONFIG_BASE 0x2A +#define AD4851_REG_CHX_SOFTSPAN(ch) ((0x12 * (ch)) + AD4851_REG_CH_CONFIG_= BASE) +#define AD4851_REG_CHX_OFFSET(ch) (AD4851_REG_CHX_SOFTSPAN(ch) + 0x01) +#define AD4851_REG_CHX_OFFSET_LSB(ch) AD4851_REG_CHX_OFFSET(ch) +#define AD4851_REG_CHX_OFFSET_MID(ch) (AD4851_REG_CHX_OFFSET_LSB(ch) + 0x0= 1) +#define AD4851_REG_CHX_OFFSET_MSB(ch) (AD4851_REG_CHX_OFFSET_MID(ch) + 0x0= 1) +#define AD4851_REG_CHX_GAIN(ch) (AD4851_REG_CHX_OFFSET(ch) + 0x03) +#define AD4851_REG_CHX_GAIN_LSB(ch) AD4851_REG_CHX_GAIN(ch) +#define AD4851_REG_CHX_GAIN_MSB(ch) (AD4851_REG_CHX_GAIN(ch) + 0x01) +#define AD4851_REG_CHX_PHASE(ch) (AD4851_REG_CHX_GAIN(ch) + 0x02) +#define AD4851_REG_CHX_PHASE_LSB(ch) AD4851_REG_CHX_PHASE(ch) +#define AD4851_REG_CHX_PHASE_MSB(ch) (AD4851_REG_CHX_PHASE_LSB(ch) + 0x01) + +#define AD4851_REG_TESTPAT_0(c) (0x38 + (c) * 0x12) +#define AD4851_REG_TESTPAT_1(c) (0x39 + (c) * 0x12) +#define AD4851_REG_TESTPAT_2(c) (0x3A + (c) * 0x12) +#define AD4851_REG_TESTPAT_3(c) (0x3B + (c) * 0x12) + +#define AD4851_SW_RESET (BIT(7) | BIT(0)) +#define AD4851_SDO_ENABLE BIT(4) +#define AD4851_SINGLE_INSTRUCTION BIT(7) +#define AD4851_REFBUF_PD BIT(2) +#define AD4851_REFSEL_PD BIT(1) +#define AD4851_ECHO_CLOCK_MODE BIT(0) + +#define AD4851_PACKET_FORMAT_0 0 +#define AD4851_PACKET_FORMAT_1 1 +#define AD4851_PACKET_FORMAT_MASK GENMASK(1, 0) + +#define AD4851_OS_EN_MSK BIT(7) +#define AD4851_OS_RATIO_MSK GENMASK(3, 0) + +#define AD4851_TEST_PAT BIT(2) + +#define AD4858_PACKET_SIZE_20 0 +#define AD4858_PACKET_SIZE_24 1 +#define AD4858_PACKET_SIZE_32 2 + +#define AD4857_PACKET_SIZE_16 0 +#define AD4857_PACKET_SIZE_24 1 + +#define AD4851_TESTPAT_0_DEFAULT 0x2A +#define AD4851_TESTPAT_1_DEFAULT 0x3C +#define AD4851_TESTPAT_2_DEFAULT 0xCE +#define AD4851_TESTPAT_3_DEFAULT(c) (0x0A + (0x10 * (c))) + +#define AD4851_SOFTSPAN_0V_2V5 0 +#define AD4851_SOFTSPAN_N2V5_2V5 1 +#define AD4851_SOFTSPAN_0V_5V 2 +#define AD4851_SOFTSPAN_N5V_5V 3 +#define AD4851_SOFTSPAN_0V_6V25 4 +#define AD4851_SOFTSPAN_N6V25_6V25 5 +#define AD4851_SOFTSPAN_0V_10V 6 +#define AD4851_SOFTSPAN_N10V_10V 7 +#define AD4851_SOFTSPAN_0V_12V5 8 +#define AD4851_SOFTSPAN_N12V5_12V5 9 +#define AD4851_SOFTSPAN_0V_20V 10 +#define AD4851_SOFTSPAN_N20V_20V 11 +#define AD4851_SOFTSPAN_0V_25V 12 +#define AD4851_SOFTSPAN_N25V_25V 13 +#define AD4851_SOFTSPAN_0V_40V 14 +#define AD4851_SOFTSPAN_N40V_40V 15 + +#define AD4851_MAX_LANES 8 +#define AD4851_MAX_IODELAY 32 + +#define AD4851_T_CNVH_NS 40 + +#define AD4841_MAX_SCALE_AVAIL 10 + +struct ad4851_scale { + unsigned int scale_val; + u8 reg_val; +}; + +static const struct ad4851_scale ad4851_scale_table[] =3D { + { 2500, 0x0 }, + { 5000, 0x1 }, + { 5000, 0x2 }, + { 10000, 0x3 }, + { 6250, 0x4 }, + { 12500, 0x5 }, + { 10000, 0x6 }, + { 20000, 0x7 }, + { 12500, 0x8 }, + { 25000, 0x9 }, + { 20000, 0xA }, + { 40000, 0xB }, + { 25000, 0xC }, + { 50000, 0xD }, + { 40000, 0xE }, + { 80000, 0xF }, +}; + +static const unsigned int ad4851_scale_avail[] =3D { + 2500, 5000, + 10000, 6250, + 12500, 20000, + 25000, 40000, + 50000, 80000, +}; + +struct ad4851_chip_info { + const char *name; + unsigned int product_id; + const unsigned int (*scale_table)[2]; + int num_scales; + const struct iio_chan_spec *channels; + unsigned int num_channels; + unsigned long max_sample_rate_hz; + unsigned int resolution; +}; + +enum { + AD4851_SCAN_TYPE_NORMAL, + AD4851_SCAN_TYPE_RESOLUTION_BOOST, +}; + +struct ad4851_state { + struct spi_device *spi; + struct pwm_device *cnv; + struct iio_backend *back; + /* + * Synchronize access to members the of driver state, and ensure + * atomicity of consecutive regmap operations. + */ + struct mutex lock; + struct regmap *regmap; + struct regulator *vrefbuf; + struct regulator *vrefio; + const struct ad4851_chip_info *info; + struct gpio_desc *pd_gpio; + bool resolution_boost_enabled; + unsigned long sampling_freq; + unsigned int scales[AD4841_MAX_SCALE_AVAIL][2]; +}; + +static int ad4851_reg_access(struct iio_dev *indio_dev, + unsigned int reg, + unsigned int writeval, + unsigned int *readval) +{ + struct ad4851_state *st =3D iio_priv(indio_dev); + + guard(mutex)(&st->lock); + + if (readval) + return regmap_read(st->regmap, reg, readval); + + return regmap_write(st->regmap, reg, writeval); +} + +static int ad4851_set_sampling_freq(struct ad4851_state *st, unsigned int = freq) +{ + struct pwm_state cnv_state =3D { + .duty_cycle =3D AD4851_T_CNVH_NS, + .enabled =3D true, + }; + int ret; + + freq =3D clamp(freq, 1, st->info->max_sample_rate_hz); + + cnv_state.period =3D DIV_ROUND_UP_ULL(NSEC_PER_SEC, freq); + + ret =3D pwm_apply_might_sleep(st->cnv, &cnv_state); + if (ret) + return ret; + + st->sampling_freq =3D freq; + + return 0; +} + +static const int ad4851_oversampling_ratios[] =3D { + 1, 2, 4, 8, 16, 32, 64, 128, + 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, + 65536, +}; + +static int ad4851_osr_to_regval(int ratio) +{ + int i; + + for (i =3D 1; i < ARRAY_SIZE(ad4851_oversampling_ratios); i++) + if (ratio =3D=3D ad4851_oversampling_ratios[i]) + return i - 1; + + return -EINVAL; +} + +static int ad4851_set_oversampling_ratio(struct ad4851_state *st, + const struct iio_chan_spec *chan, + unsigned int osr) +{ + unsigned int val; + int ret; + + guard(mutex)(&st->lock); + + if (osr =3D=3D 1) { + ret =3D regmap_clear_bits(st->regmap, AD4851_REG_OVERSAMPLE, + AD4851_OS_EN_MSK); + if (ret) + return ret; + + ret =3D iio_backend_oversampling_en(st->back, false); + if (ret) + return ret; + } else { + val =3D ad4851_osr_to_regval(osr); + if (val < 0) + return -EINVAL; + + ret =3D regmap_set_bits(st->regmap, AD4851_REG_OVERSAMPLE, + AD4851_OS_EN_MSK); + if (ret) + return ret; + + ret =3D regmap_update_bits(st->regmap, AD4851_REG_OVERSAMPLE, + AD4851_OS_RATIO_MSK, val); + if (ret) + return ret; + + ret =3D iio_backend_oversampling_en(st->back, true); + if (ret) + return ret; + } + + switch (chan->scan_type.realbits) { + case 20: + switch (osr) { + case 0: + return -EINVAL; + case 1: + val =3D 20; + break; + default: + val =3D 24; + break; + } + break; + case 16: + val =3D 16; + break; + default: + return -EINVAL; + } + + ret =3D iio_backend_data_size_set(st->back, val); + if (ret) + return ret; + + if (osr =3D=3D 1 || chan->scan_type.realbits =3D=3D 16) { + ret =3D regmap_clear_bits(st->regmap, AD4851_REG_PACKET, + AD4851_PACKET_FORMAT_MASK); + if (ret) + return ret; + + st->resolution_boost_enabled =3D false; + } else { + ret =3D regmap_update_bits(st->regmap, AD4851_REG_PACKET, + AD4851_PACKET_FORMAT_MASK, + FIELD_PREP(AD4851_PACKET_FORMAT_MASK, 1); + if (ret) + return ret; + + st->resolution_boost_enabled =3D true; + } + + return 0; +} + +static int ad4851_get_oversampling_ratio(struct ad4851_state *st, unsigned= int *val) +{ + unsigned int osr; + int ret; + + guard(mutex)(&st->lock); +=09 + ret =3D regmap_read(st->regmap, AD4851_REG_OVERSAMPLE, &osr); + if (ret) + return ret; + + if (!FIELD_GET(AD4851_OS_EN_MSK, osr)) + *val =3D 1; + else + *val =3D ad4851_oversampling_ratios[FIELD_GET(AD4851_OS_RATIO_MSK, osr)]; + + return IIO_VAL_INT; +} + +static void ad4851_reg_disable(void *data) +{ + regulator_disable(data); +} + +static void ad4851_pwm_disable(void *data) +{ + pwm_disable(data); +} + +static int ad4851_setup(struct ad4851_state *st) +{ + unsigned int product_id; + int ret; + + if (!IS_ERR(st->vrefbuf)) { + ret =3D regmap_set_bits(st->regmap, AD4851_REG_DEVICE_CTRL, + AD4851_REFBUF_PD); + if (ret) + return ret; + + ret =3D regulator_enable(st->vrefbuf); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(&st->spi->dev, ad4851_reg_disable, + st->vrefbuf); + if (ret) + return ret; + } + + if (!IS_ERR(st->vrefio)) { + ret =3D regmap_set_bits(st->regmap, AD4851_REG_DEVICE_CTRL, + AD4851_REFSEL_PD); + if (ret) + return ret; + + ret =3D regulator_enable(st->vrefio); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(&st->spi->dev, ad4851_reg_disable, + st->vrefio); + if (ret) + return ret; + } + + if (st->pd_gpio) { + /* To initiate a global reset, bring the PD pin high twice */ + gpiod_set_value(st->pd_gpio, 1); + fsleep(1); + gpiod_set_value(st->pd_gpio, 0); + fsleep(1); + gpiod_set_value(st->pd_gpio, 1); + fsleep(1); + gpiod_set_value(st->pd_gpio, 0); + fsleep(1000); + } else { + ret =3D regmap_set_bits(st->regmap, AD4851_REG_INTERFACE_CONFIG_A, + AD4851_SW_RESET); + if (ret) + return ret; + } + + ret =3D regmap_write(st->regmap, AD4851_REG_INTERFACE_CONFIG_B, + AD4851_SINGLE_INSTRUCTION); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_INTERFACE_CONFIG_A, + AD4851_SDO_ENABLE); + if (ret) + return ret; + + ret =3D regmap_read(st->regmap, AD4851_REG_PRODUCT_ID_L, &product_id); + if (ret) + return ret; + + if (product_id !=3D st->info->product_id) + dev_info(&st->spi->dev, "Unknown product ID: 0x%02X\n", + product_id); + + ret =3D regmap_set_bits(st->regmap, AD4851_REG_DEVICE_CTRL, + AD4851_ECHO_CLOCK_MODE); + if (ret) + return ret; + + return regmap_write(st->regmap, AD4851_REG_PACKET, 0); +} + +static int ad4851_find_opt(bool *field, u32 size, u32 *ret_start) +{ + unsigned int i, cnt =3D 0, max_cnt =3D 0, max_start =3D 0; + int start; + + for (i =3D 0, start =3D -1; i < size; i++) { + if (field[i] =3D=3D 0) { + if (start =3D=3D -1) + start =3D i; + cnt++; + } else { + if (cnt > max_cnt) { + max_cnt =3D cnt; + max_start =3D start; + } + start =3D -1; + cnt =3D 0; + } + } + /* + * Find the longest consecutive sequence of false values from field + * and return starting index. + */ + if (cnt > max_cnt) { + max_cnt =3D cnt; + max_start =3D start; + } + + if (!max_cnt) + return -ENOENT; + + *ret_start =3D max_start; + + return max_cnt; +} + +static int ad4851_calibrate(struct ad4851_state *st) +{ + unsigned int opt_delay, num_lanes, delay, i, s, c; + enum iio_backend_interface_type interface_type; + DECLARE_BITMAP(pn_status, AD4851_MAX_LANES * AD4851_MAX_IODELAY); + bool status; + int ret; + + ret =3D iio_backend_interface_type_get(st->back, &interface_type); + if (ret) + return ret; + + switch (interface_type) { + case IIO_BACKEND_INTERFACE_SERIAL_CMOS: + num_lanes =3D st->info->num_channels; + break; + case IIO_BACKEND_INTERFACE_SERIAL_LVDS: + num_lanes =3D 1; + break; + default: + return -EINVAL; + } + + if (st->info->resolution =3D=3D 16) { + ret =3D iio_backend_data_size_set(st->back, 24); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_PACKET, + AD4851_TEST_PAT | AD4857_PACKET_SIZE_24); + if (ret) + return ret; + } else { + ret =3D iio_backend_data_size_set(st->back, 32); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_PACKET, + AD4851_TEST_PAT | AD4858_PACKET_SIZE_32); + if (ret) + return ret; + } + + for (i =3D 0; i < st->info->num_channels; i++) { + ret =3D regmap_write(st->regmap, AD4851_REG_TESTPAT_0(i), + AD4851_TESTPAT_0_DEFAULT); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_TESTPAT_1(i), + AD4851_TESTPAT_1_DEFAULT); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_TESTPAT_2(i), + AD4851_TESTPAT_2_DEFAULT); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_TESTPAT_3(i), + AD4851_TESTPAT_3_DEFAULT(i)); + if (ret) + return ret; + + ret =3D iio_backend_chan_enable(st->back, i); + if (ret) + return ret; + } + + for (i =3D 0; i < num_lanes; i++) { + for (delay =3D 0; delay < AD4851_MAX_IODELAY; delay++) { + ret =3D iio_backend_iodelay_set(st->back, i, delay); + if (ret) + return ret; + + ret =3D iio_backend_chan_status(st->back, i, &status); + if (ret) + return ret; + + if (status) + set_bit(i * AD4851_MAX_IODELAY + delay, pn_status); + else + clear_bit(i * AD4851_MAX_IODELAY + delay, pn_status); + } + } + + for (i =3D 0; i < num_lanes; i++) { + status =3D test_bit(i * AD4851_MAX_IODELAY, pn_status); + c =3D ad4851_find_opt(&status, AD4851_MAX_IODELAY, &s); + if (c < 0) + return c; + + opt_delay =3D s + c / 2; + ret =3D iio_backend_iodelay_set(st->back, i, opt_delay); + if (ret) + return ret; + } + + for (i =3D 0; i < st->info->num_channels; i++) { + ret =3D iio_backend_chan_disable(st->back, i); + if (ret) + return ret; + } + + ret =3D iio_backend_data_size_set(st->back, 20); + if (ret) + return ret; + + return regmap_write(st->regmap, AD4851_REG_PACKET, 0); +} + +static int ad4851_get_calibscale(struct ad4851_state *st, int ch, int *val= , int *val2) +{ + unsigned int reg_val; + int gain; + int ret; + + guard(mutex)(&st->lock); + + ret =3D regmap_read(st->regmap, AD4851_REG_CHX_GAIN_MSB(ch), ®_val); + if (ret) + return ret; + + gain =3D reg_val << 8; + + ret =3D regmap_read(st->regmap, AD4851_REG_CHX_GAIN_LSB(ch), ®_val); + if (ret) + return ret; + + gain |=3D reg_val; + + *val =3D gain; + *val2 =3D 32768; + + return IIO_VAL_FRACTIONAL; +} + +static int ad4851_set_calibscale(struct ad4851_state *st, int ch, int val, + int val2) +{ + u64 gain; + u8 buf[2]; + int ret; + + if (val < 0 || val2 < 0) + return -EINVAL; + + gain =3D val * MICRO + val2; + gain =3D DIV_U64_ROUND_CLOSEST(gain * 32768, MICRO); + + put_unaligned_be16(gain, buf); + + guard(mutex)(&st->lock); + + ret =3D regmap_write(st->regmap, AD4851_REG_CHX_GAIN_MSB(ch), buf[0]); + if (ret) + return ret; + + return regmap_write(st->regmap, AD4851_REG_CHX_GAIN_LSB(ch), buf[1]); +} + +static int ad4851_get_calibbias(struct ad4851_state *st, int ch, int *val) +{ + unsigned int lsb, mid, msb; + int ret; + + guard(mutex)(&st->lock); + + ret =3D regmap_read(st->regmap, AD4851_REG_CHX_OFFSET_MSB(ch), + &msb); + if (ret) + return ret; + + ret =3D regmap_read(st->regmap, AD4851_REG_CHX_OFFSET_MID(ch), + &mid); + if (ret) + return ret; + + ret =3D regmap_read(st->regmap, AD4851_REG_CHX_OFFSET_LSB(ch), + &lsb); + if (ret) + return ret; + + if (st->info->resolution =3D=3D 16) { + *val =3D msb << 8; + *val |=3D mid; + *val =3D sign_extend32(*val, 15); + } else { + *val =3D msb << 12; + *val |=3D mid << 4; + *val |=3D lsb >> 4; + *val =3D sign_extend32(*val, 19); + } + + return IIO_VAL_INT; +} + +static int ad4851_set_calibbias(struct ad4851_state *st, int ch, int val) +{ + u8 buf[3] =3D { 0 }; + int ret; + + if (val < 0) + return -EINVAL; + + if (st->info->resolution =3D=3D 16) + put_unaligned_be16(val, buf); + else + put_unaligned_be24(val << 4, buf); + + guard(mutex)(&st->lock); + + ret =3D regmap_write(st->regmap, AD4851_REG_CHX_OFFSET_LSB(ch), buf[2]); + if (ret) + return ret; + + ret =3D regmap_write(st->regmap, AD4851_REG_CHX_OFFSET_MID(ch), buf[1]); + if (ret) + return ret; + + return regmap_write(st->regmap, AD4851_REG_CHX_OFFSET_MSB(ch), buf[0]); +} + +static void __ad4851_get_scale(struct ad4851_state *st, int scale_tbl, + unsigned int *val, unsigned int *val2) +{ + const struct ad4851_chip_info *info =3D st->info; + const struct iio_chan_spec *chan =3D &info->channels[0]; + unsigned int tmp; + + tmp =3D ((unsigned long long)scale_tbl * MICRO) >> chan->scan_type.realbi= ts; + *val =3D tmp / MICRO; + *val2 =3D tmp % MICRO; +} + +static int ad4851_set_scale(struct ad4851_state *st, + const struct iio_chan_spec *chan, int val, int val2) +{ + unsigned int scale_val[2]; + unsigned int i; + bool single_ended =3D false; + + for (i =3D 0; i < ARRAY_SIZE(ad4851_scale_table); i++) { + __ad4851_get_scale(st, ad4851_scale_table[i].scale_val, + &scale_val[0], &scale_val[1]); + if (scale_val[0] !=3D val || scale_val[1] !=3D val2) + continue; + + /* + * Adjust the softspan value (differential or single ended) + * based on the scale value selected channel type. + * + * If the channel is not differential then continue iterations + * until the next matching scale value which always corresponds + * to the single ended mode. + */ + if (!chan->differential && !single_ended) { + single_ended =3D true; + continue; + } + + return regmap_write(st->regmap, + AD4851_REG_CHX_SOFTSPAN(chan->channel), + ad4851_scale_table[i].reg_val); + } + + return -EINVAL; +} + +static int ad4851_get_scale(struct ad4851_state *st, + const struct iio_chan_spec *chan, int *val, + int *val2) +{ + int i, softspan_val; + int ret; + + ret =3D regmap_read(st->regmap, AD4851_REG_CHX_SOFTSPAN(chan->channel), + &softspan_val); + if (ret) + return ret; + + for (i =3D 0; i < ARRAY_SIZE(ad4851_scale_table); i++) { + if (softspan_val =3D=3D ad4851_scale_table[i].reg_val) + break; + } + + if (i =3D=3D ARRAY_SIZE(ad4851_scale_table)) + return -EIO; + + __ad4851_get_scale(st, ad4851_scale_table[i].scale_val, val, val2); + + return IIO_VAL_INT_PLUS_MICRO; +} + +static int ad4851_scale_fill(struct ad4851_state *st) +{ + unsigned int i, val1, val2; + + for (i =3D 0; i < ARRAY_SIZE(ad4851_scale_avail); i++) { + __ad4851_get_scale(st, ad4851_scale_avail[i], &val1, &val2); + st->scales[i][0] =3D val1; + st->scales[i][1] =3D val2; + } + + return 0; +} + +static int ad4851_read_raw(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + int *val, int *val2, long info) +{ + struct ad4851_state *st =3D iio_priv(indio_dev); + + switch (info) { + case IIO_CHAN_INFO_SAMP_FREQ: + *val =3D st->sampling_freq; + return IIO_VAL_INT; + case IIO_CHAN_INFO_CALIBSCALE: + return ad4851_get_calibscale(st, chan->channel, val, val2); + case IIO_CHAN_INFO_SCALE: + return ad4851_get_scale(st, chan, val, val2); + case IIO_CHAN_INFO_CALIBBIAS: + return ad4851_get_calibbias(st, chan->channel, val); + case IIO_CHAN_INFO_OVERSAMPLING_RATIO: + return ad4851_get_oversampling_ratio(st, val); + default: + return -EINVAL; + } +} + +static int ad4851_write_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int val, int val2, long info) +{ + struct ad4851_state *st =3D iio_priv(indio_dev); + + switch (info) { + case IIO_CHAN_INFO_SAMP_FREQ: + return ad4851_set_sampling_freq(st, val); + case IIO_CHAN_INFO_SCALE: + return ad4851_set_scale(st, chan, val, val2); + case IIO_CHAN_INFO_CALIBSCALE: + return ad4851_set_calibscale(st, chan->channel, val, val2); + case IIO_CHAN_INFO_CALIBBIAS: + return ad4851_set_calibbias(st, chan->channel, val); + case IIO_CHAN_INFO_OVERSAMPLING_RATIO: + return ad4851_set_oversampling_ratio(st, chan, val); + default: + return -EINVAL; + } +} + +static int ad4851_update_scan_mode(struct iio_dev *indio_dev, + const unsigned long *scan_mask) +{ + struct ad4851_state *st =3D iio_priv(indio_dev); + unsigned int c; + int ret; + + for (c =3D 0; c < st->info->num_channels; c++) { + if (test_bit(c, scan_mask)) + ret =3D iio_backend_chan_enable(st->back, c); + else + ret =3D iio_backend_chan_disable(st->back, c); + if (ret) + return ret; + } + + return 0; +} + +static int ad4851_read_avail(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + const int **vals, int *type, int *length, + long mask) +{ + struct ad4851_state *st =3D iio_priv(indio_dev); + + switch (mask) { + case IIO_CHAN_INFO_SCALE: + *vals =3D (const int *)st->scales; + *type =3D IIO_VAL_INT_PLUS_MICRO; + /* Values are stored in a 2D matrix */ + *length =3D ARRAY_SIZE(ad4851_scale_avail) * 2; + return IIO_AVAIL_LIST; + case IIO_CHAN_INFO_OVERSAMPLING_RATIO: + *vals =3D ad4851_oversampling_ratios; + *length =3D ARRAY_SIZE(ad4851_oversampling_ratios); + *type =3D IIO_VAL_INT; + return IIO_AVAIL_LIST; + default: + return -EINVAL; + } +} + +static const struct iio_scan_type ad4851_scan_type_16[] =3D { + [AD4851_SCAN_TYPE_NORMAL] =3D { + .sign =3D 's', + .realbits =3D 16, + .storagebits =3D 16, + }, + [AD4851_SCAN_TYPE_RESOLUTION_BOOST] =3D { + .sign =3D 's', + .realbits =3D 16, + .storagebits =3D 16, + }, +}; + +static const struct iio_scan_type ad4851_scan_type_20[] =3D { + [AD4851_SCAN_TYPE_NORMAL] =3D { + .sign =3D 's', + .realbits =3D 20, + .storagebits =3D 32, + }, + [AD4851_SCAN_TYPE_RESOLUTION_BOOST] =3D { + .sign =3D 's', + .realbits =3D 24, + .storagebits =3D 32, + }, +}; + +static int ad4851_get_current_scan_type(const struct iio_dev *indio_dev, + const struct iio_chan_spec *chan) +{ + struct ad4851_state *st =3D iio_priv(indio_dev); + + return st->resolution_boost_enabled ? AD4851_SCAN_TYPE_RESOLUTION_BOOST + : AD4851_SCAN_TYPE_NORMAL; +} + +#define AD4851_IIO_CHANNEL(index, diff, bits) \ +{ \ + .type =3D IIO_VOLTAGE, \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_CALIBSCALE) | \ + BIT(IIO_CHAN_INFO_CALIBBIAS) | \ + BIT(IIO_CHAN_INFO_SCALE), \ + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_SAMP_FREQ) | \ + BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO), \ + .info_mask_shared_by_type_available =3D \ + BIT(IIO_CHAN_INFO_SCALE) | \ + BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO), \ + .indexed =3D 1, \ + .differential =3D diff, \ + .channel =3D index, \ + .channel2 =3D index + diff * 8, \ + .scan_index =3D index + diff * 8, \ + .ext_scan_type =3D ad4851_scan_type_##bits, \ + .num_ext_scan_type =3D \ + ARRAY_SIZE(ad4851_scan_type_##bits), \ +} + +static const struct iio_chan_spec ad4858_channels[] =3D { + AD4851_IIO_CHANNEL(0, 0, 20), + AD4851_IIO_CHANNEL(1, 0, 20), + AD4851_IIO_CHANNEL(2, 0, 20), + AD4851_IIO_CHANNEL(3, 0, 20), + AD4851_IIO_CHANNEL(4, 0, 20), + AD4851_IIO_CHANNEL(5, 0, 20), + AD4851_IIO_CHANNEL(6, 0, 20), + AD4851_IIO_CHANNEL(7, 0, 20), + AD4851_IIO_CHANNEL(0, 1, 20), + AD4851_IIO_CHANNEL(1, 1, 20), + AD4851_IIO_CHANNEL(2, 1, 20), + AD4851_IIO_CHANNEL(3, 1, 20), + AD4851_IIO_CHANNEL(4, 1, 20), + AD4851_IIO_CHANNEL(5, 1, 20), + AD4851_IIO_CHANNEL(6, 1, 20), + AD4851_IIO_CHANNEL(7, 1, 20), +}; + +static const struct iio_chan_spec ad4857_channels[] =3D { + AD4851_IIO_CHANNEL(0, 0, 16), + AD4851_IIO_CHANNEL(1, 0, 16), + AD4851_IIO_CHANNEL(2, 0, 16), + AD4851_IIO_CHANNEL(3, 0, 16), + AD4851_IIO_CHANNEL(4, 0, 16), + AD4851_IIO_CHANNEL(5, 0, 16), + AD4851_IIO_CHANNEL(6, 0, 16), + AD4851_IIO_CHANNEL(7, 0, 16), + AD4851_IIO_CHANNEL(0, 1, 16), + AD4851_IIO_CHANNEL(1, 1, 16), + AD4851_IIO_CHANNEL(2, 1, 16), + AD4851_IIO_CHANNEL(3, 1, 16), + AD4851_IIO_CHANNEL(4, 1, 16), + AD4851_IIO_CHANNEL(5, 1, 16), + AD4851_IIO_CHANNEL(6, 1, 16), + AD4851_IIO_CHANNEL(7, 1, 16), +}; + +static const struct ad4851_chip_info ad4851_info =3D { + .name =3D "ad4851", + .product_id =3D 0x67, + .channels =3D ad4857_channels, + .num_channels =3D ARRAY_SIZE(ad4857_channels), + .max_sample_rate_hz =3D 250 * KILO, + .resolution =3D 16, +}; + +static const struct ad4851_chip_info ad4852_info =3D { + .name =3D "ad4852", + .product_id =3D 0x66, + .channels =3D ad4858_channels, + .num_channels =3D ARRAY_SIZE(ad4858_channels), + .max_sample_rate_hz =3D 250 * KILO, + .resolution =3D 20, +}; + +static const struct ad4851_chip_info ad4853_info =3D { + .name =3D "ad4853", + .product_id =3D 0x65, + .channels =3D ad4857_channels, + .num_channels =3D ARRAY_SIZE(ad4857_channels), + .max_sample_rate_hz =3D 1 * MEGA, + .resolution =3D 16, +}; + +static const struct ad4851_chip_info ad4854_info =3D { + .name =3D "ad4854", + .product_id =3D 0x64, + .channels =3D ad4858_channels, + .num_channels =3D ARRAY_SIZE(ad4858_channels), + .max_sample_rate_hz =3D 1 * MEGA, + .resolution =3D 20, +}; + +static const struct ad4851_chip_info ad4855_info =3D { + .name =3D "ad4855", + .product_id =3D 0x63, + .channels =3D ad4857_channels, + .num_channels =3D ARRAY_SIZE(ad4857_channels), + .max_sample_rate_hz =3D 250 * KILO, + .resolution =3D 16, +}; + +static const struct ad4851_chip_info ad4856_info =3D { + .name =3D "ad4856", + .product_id =3D 0x62, + .channels =3D ad4858_channels, + .num_channels =3D ARRAY_SIZE(ad4858_channels), + .max_sample_rate_hz =3D 250 * KILO, + .resolution =3D 20, +}; + +static const struct ad4851_chip_info ad4857_info =3D { + .name =3D "ad4857", + .product_id =3D 0x61, + .channels =3D ad4857_channels, + .num_channels =3D ARRAY_SIZE(ad4857_channels), + .max_sample_rate_hz =3D 1 * MEGA, + .resolution =3D 16, +}; + +static const struct ad4851_chip_info ad4858_info =3D { + .name =3D "ad4858", + .product_id =3D 0x60, + .channels =3D ad4858_channels, + .num_channels =3D ARRAY_SIZE(ad4858_channels), + .max_sample_rate_hz =3D 1 * MEGA, + .resolution =3D 20, +}; + +static const struct ad4851_chip_info ad4858i_info =3D { + .name =3D "ad4858i", + .product_id =3D 0x6F, + .channels =3D ad4858_channels, + .num_channels =3D ARRAY_SIZE(ad4858_channels), + .max_sample_rate_hz =3D 1 * MEGA, + .resolution =3D 20, +}; + +static const struct iio_info ad4851_iio_info =3D { + .debugfs_reg_access =3D ad4851_reg_access, + .read_raw =3D ad4851_read_raw, + .write_raw =3D ad4851_write_raw, + .update_scan_mode =3D ad4851_update_scan_mode, + .get_current_scan_type =3D &ad4851_get_current_scan_type, + .read_avail =3D ad4851_read_avail, +}; + +static const struct regmap_config regmap_config =3D { + .reg_bits =3D 16, + .val_bits =3D 8, + .read_flag_mask =3D BIT(7), +}; + +static const char * const ad4851_power_supplies[] =3D { + "vcc", "vdd", "vee", "vio", +}; + +static int ad4851_probe(struct spi_device *spi) +{ + struct iio_dev *indio_dev; + struct device *dev =3D &spi->dev; + struct ad4851_state *st; + int ret; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*st)); + if (!indio_dev) + return -ENOMEM; + + st =3D iio_priv(indio_dev); + st->spi =3D spi; + + ret =3D devm_mutex_init(dev, &st->lock); + if (ret) + return ret; + + ret =3D devm_regulator_bulk_get_enable(dev, + ARRAY_SIZE(ad4851_power_supplies), + ad4851_power_supplies); + if (ret) + return dev_err_probe(dev, ret, + "failed to get and enable supplies\n"); + + ret =3D devm_regulator_get_enable_optional(dev, "vddh"); + if (ret < 0 && ret !=3D -ENODEV) + return dev_err_probe(dev, ret, "failed to enable vddh voltage\n"); + + ret =3D devm_regulator_get_enable_optional(dev, "vddl"); + if (ret < 0 && ret !=3D -ENODEV) + return dev_err_probe(dev, ret, "failed to enable vddl voltage\n"); + + st->vrefbuf =3D devm_regulator_get_optional(dev, "vrefbuf"); + if (IS_ERR(st->vrefbuf)) { + if (PTR_ERR(st->vrefbuf) !=3D -ENODEV) + return dev_err_probe(dev, PTR_ERR(st->vrefbuf), + "Failed to get vrefbuf regulator\n"); + } + + st->vrefio =3D devm_regulator_get_optional(dev, "vrefio"); + if (IS_ERR(st->vrefio)) { + if (PTR_ERR(st->vrefio) !=3D -ENODEV) + return dev_err_probe(dev, PTR_ERR(st->vrefio), + "Failed to get vrefio regulator\n"); + } + + st->pd_gpio =3D devm_gpiod_get_optional(dev, "pd", GPIOD_OUT_LOW); + if (IS_ERR(st->pd_gpio)) + return dev_err_probe(dev, PTR_ERR(st->pd_gpio), + "Error on requesting pd GPIO\n"); + + st->cnv =3D devm_pwm_get(dev, NULL); + if (IS_ERR(st->cnv)) + return dev_err_probe(dev, PTR_ERR(st->cnv), + "Error on requesting pwm\n"); + + ret =3D ad4851_set_sampling_freq(st, HZ_PER_MHZ); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(&st->spi->dev, ad4851_pwm_disable, + st->cnv); + if (ret) + return ret; + + st->info =3D spi_get_device_match_data(spi); + if (!st->info) + return -ENODEV; + + st->regmap =3D devm_regmap_init_spi(spi, ®map_config); + if (IS_ERR(st->regmap)) + return PTR_ERR(st->regmap); + + ret =3D ad4851_scale_fill(st); + if (ret) + return ret; + + ret =3D ad4851_setup(st); + if (ret) + return ret; + + indio_dev->name =3D st->info->name; + indio_dev->channels =3D st->info->channels; + indio_dev->num_channels =3D st->info->num_channels; + indio_dev->info =3D &ad4851_iio_info; + indio_dev->modes =3D INDIO_DIRECT_MODE; + + st->back =3D devm_iio_backend_get(dev, NULL); + if (IS_ERR(st->back)) + return PTR_ERR(st->back); + + ret =3D devm_iio_backend_request_buffer(dev, st->back, indio_dev); + if (ret) + return ret; + + ret =3D devm_iio_backend_enable(dev, st->back); + if (ret) + return ret; + + ret =3D ad4851_calibrate(st); + if (ret) + return ret; + + return devm_iio_device_register(dev, indio_dev); +} + +static const struct of_device_id ad4851_of_match[] =3D { + { .compatible =3D "adi,ad4851", .data =3D &ad4851_info, }, + { .compatible =3D "adi,ad4852", .data =3D &ad4852_info, }, + { .compatible =3D "adi,ad4853", .data =3D &ad4853_info, }, + { .compatible =3D "adi,ad4854", .data =3D &ad4854_info, }, + { .compatible =3D "adi,ad4855", .data =3D &ad4855_info, }, + { .compatible =3D "adi,ad4856", .data =3D &ad4856_info, }, + { .compatible =3D "adi,ad4857", .data =3D &ad4857_info, }, + { .compatible =3D "adi,ad4858", .data =3D &ad4858_info, }, + { .compatible =3D "adi,ad4858i", .data =3D &ad4858i_info, }, + { } +}; + +static const struct spi_device_id ad4851_spi_id[] =3D { + { "ad4851", (kernel_ulong_t)&ad4851_info }, + { "ad4852", (kernel_ulong_t)&ad4852_info }, + { "ad4853", (kernel_ulong_t)&ad4853_info }, + { "ad4854", (kernel_ulong_t)&ad4854_info }, + { "ad4855", (kernel_ulong_t)&ad4855_info }, + { "ad4856", (kernel_ulong_t)&ad4856_info }, + { "ad4857", (kernel_ulong_t)&ad4857_info }, + { "ad4858", (kernel_ulong_t)&ad4858_info }, + { "ad4858i", (kernel_ulong_t)&ad4858i_info }, + { } +}; +MODULE_DEVICE_TABLE(spi, ad4851_spi_id); + +static struct spi_driver ad4851_driver =3D { + .probe =3D ad4851_probe, + .driver =3D { + .name =3D "ad4851", + .of_match_table =3D ad4851_of_match, + }, + .id_table =3D ad4851_spi_id, +}; +module_spi_driver(ad4851_driver); + +MODULE_AUTHOR("Sergiu Cuciurean "); +MODULE_AUTHOR("Dragos Bogdan "); +MODULE_AUTHOR("Antoniu Miclaus "); +MODULE_DESCRIPTION("Analog Devices AD4851 DAS driver"); +MODULE_LICENSE("GPL"); +MODULE_IMPORT_NS(IIO_BACKEND); --=20 2.47.0