From nobody Sun Nov 24 11:56:59 2024 Received: from mail-40132.protonmail.ch (mail-40132.protonmail.ch [185.70.40.132]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 298A11DD0FF for ; Wed, 6 Nov 2024 10:09:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.70.40.132 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730887745; cv=none; b=pKt+0nTjOymbXcytXfXcHB1AYLNzVBIWJ5rEwU1nWHMywP5kp7yz1tqbRWqAvnN0hABV+E10NTUB3RyBFvVSftXtfJDWpcAQ5+du8rGPJZko28m65zrn+tkgAb3qKpm5iiqC19QPlabAApPQlJX9/6OifDH7YAXj7HL2WgQfVq0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730887745; c=relaxed/simple; bh=8rJbA6is0qx0Wrl03g4T2Tk7wu5/TDX6HOedR6f8vyE=; h=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CtR3JyGbxKJilbDAcMMdTtesBqNSSyw5/sTn3F2rnh16JK4UVsIJ35tKNyuqU7xO/NLYaKI8mi7sCkJIGhnEqLjW8vr4wdxHiS6uWFi7V7uAoG2oFGkVcqCoVgL2W3DhhEOiSTWeDH5DzDYtaTDC0/ahFnxTdP8Tyq3Ye7Cc5oU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=protonmail.com; spf=pass smtp.mailfrom=protonmail.com; dkim=pass (2048-bit key) header.d=protonmail.com header.i=@protonmail.com header.b=UR+UNrME; arc=none smtp.client-ip=185.70.40.132 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=protonmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=protonmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=protonmail.com header.i=@protonmail.com header.b="UR+UNrME" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=protonmail.com; s=protonmail3; t=1730887741; x=1731146941; bh=PHyqIpRwG0oDshFSIdwpIwQKeKRIUBMVk/7eRPsOdWc=; h=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References: Feedback-ID:From:To:Cc:Date:Subject:Reply-To:Feedback-ID: Message-ID:BIMI-Selector:List-Unsubscribe:List-Unsubscribe-Post; b=UR+UNrMEL7Cd4qfl4kc/YxJJiciWGC90yG1IP57nHI9G23MOH9PAhxTkX1oOCjh/q pE7J9mvQn/Kh9nrwn9seII9fCv/xuvAoR8uUx+eWvAck7xWn4z8jkcEXBYTCfDZX5R Zl1VXdkIA0mfUrn44ebiNA7AN71M9AQ7e4DclDAm+kllx2y0PJvJ0mErj25n9ISWzj 1BEFpuRW0IFqyEWyww4oBy5qVSnxYNI5LicF8lUPHVnknFMI2B9jc9aKdOU/YcvlGR Dotiim8aUcAsT57bH+fnXtExTa3To3J1cYofzN9OmjO+IwNIl70V40lqqjPVkKvceA XepiHX30i9hZg== Date: Wed, 06 Nov 2024 10:08:56 +0000 To: Sean Wang , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Andy Teng From: Yassine Oudjana Cc: Yassine Oudjana , Yassine Oudjana , linux-mediatek@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 3/7] dt-bindings: pinctrl: mediatek,mt6779-pinctrl: Add MT6795 Message-ID: <20241106100741.173825-4-y.oudjana@protonmail.com> In-Reply-To: <20241106100741.173825-1-y.oudjana@protonmail.com> References: <20241106100741.173825-1-y.oudjana@protonmail.com> Feedback-ID: 6882736:user:proton X-Pm-Message-ID: b28f3819d5480793acfa412b19cd0ac4d74549e6 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Combine MT6795 pin controller document into MT6779 one. In the process, amend the example with comments and additional pinctrl nodes from the MT6795 example, replace the current interrupts property description with the one from the MT6795 document since it makes more sense and define its items using conditionals as they now vary between variants. Also use conditionals to define valid values for the drive-strength property as well as items of the interrupts property for each variant since they are different on MT6795. Signed-off-by: Yassine Oudjana Acked-by: Rob Herring Reviewed-by: AngeloGioacchino Del Regno --- .../pinctrl/mediatek,mt6779-pinctrl.yaml | 67 ++++- .../pinctrl/mediatek,mt6795-pinctrl.yaml | 228 ------------------ 2 files changed, 65 insertions(+), 230 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt67= 95-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinc= trl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctr= l.yaml index bf8dc176553c1..7ac1a85f822f1 100644 --- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml @@ -8,6 +8,7 @@ title: MediaTek MT6779 Pin Controller =20 maintainers: - Andy Teng + - AngeloGioacchino Del Regno - Sean Wang =20 description: @@ -18,6 +19,7 @@ properties: compatible: enum: - mediatek,mt6779-pinctrl + - mediatek,mt6795-pinctrl - mediatek,mt6797-pinctrl =20 reg: @@ -81,6 +83,45 @@ allOf: - const: iocfg_lt - const: iocfg_tl - const: eint + + patternProperties: + '-pins$': + patternProperties: + '^pins': + properties: + drive-strength: + enum: [2, 4, 8, 12, 16] + + - if: + properties: + compatible: + contains: + const: mediatek,mt6795-pinctrl + then: + properties: + reg: + minItems: 2 + maxItems: 2 + + reg-names: + items: + - const: base + - const: eint + + interrupts: + minItems: 1 + items: + - description: EINT interrupt + - description: EINT event_b interrupt + + patternProperties: + '-pins$': + patternProperties: + '^pins': + properties: + drive-strength: + enum: [2, 4, 6, 8, 10, 12, 14, 16] + - if: properties: compatible: @@ -99,6 +140,15 @@ allOf: - const: iocfgb - const: iocfgr - const: iocfgt + + patternProperties: + '-pins$': + patternProperties: + '^pins': + properties: + drive-strength: + enum: [2, 4, 8, 12, 16] + - if: properties: reg-names: @@ -170,8 +220,7 @@ patternProperties: =20 input-schmitt-disable: true =20 - drive-strength: - enum: [2, 4, 8, 12, 16] + drive-strength: true =20 slew-rate: enum: [0, 1] @@ -263,6 +312,20 @@ examples: mediatek,pull-up-adv =3D <0>; }; }; + + /* GPIO0 set as multifunction GPIO0 */ + gpio-pins { + pins { + pinmux =3D ; + }; + }; + + /* GPIO52 set as multifunction SDA0 */ + i2c0-pins { + pins { + pinmux =3D ; + }; + }; }; =20 mmc0 { diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6795-pinc= trl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6795-pinctr= l.yaml deleted file mode 100644 index 68e91c05f1220..0000000000000 --- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6795-pinctrl.yaml +++ /dev/null @@ -1,228 +0,0 @@ -# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) -%YAML 1.2 ---- -$id: http://devicetree.org/schemas/pinctrl/mediatek,mt6795-pinctrl.yaml# -$schema: http://devicetree.org/meta-schemas/core.yaml# - -title: MediaTek MT6795 Pin Controller - -maintainers: - - AngeloGioacchino Del Regno - - Sean Wang - -description: - The MediaTek's MT6795 Pin controller is used to control SoC pins. - -properties: - compatible: - const: mediatek,mt6795-pinctrl - - gpio-controller: true - - '#gpio-cells': - description: - Number of cells in GPIO specifier. Since the generic GPIO binding is= used, - the amount of cells must be specified as 2. See the below mentioned = gpio - binding representation for description of particular cells. - const: 2 - - gpio-ranges: - description: GPIO valid number range. - maxItems: 1 - - reg: - description: - Physical address base for GPIO base and eint registers. - minItems: 2 - - reg-names: - items: - - const: base - - const: eint - - interrupt-controller: true - - '#interrupt-cells': - const: 2 - - interrupts: - description: Interrupt outputs to the system interrupt controller (sys= irq). - minItems: 1 - items: - - description: EINT interrupt - - description: EINT event_b interrupt - -# PIN CONFIGURATION NODES -patternProperties: - '-pins$': - type: object - additionalProperties: false - patternProperties: - '^pins': - type: object - additionalProperties: false - description: | - A pinctrl node should contain at least one subnodes representing= the - pinctrl groups available on the machine. Each subnode will list = the - pins it needs, and how they should be configured, with regard to= muxer - configuration, pullups, drive strength, input enable/disable and= input - schmitt. - An example of using macro: - pincontroller { - /* GPIO0 set as multifunction GPIO0 */ - gpio-pins { - pins { - pinmux =3D ; - } - }; - /* GPIO45 set as multifunction SDA0 */ - i2c0-pins { - pins { - pinmux =3D ; - } - }; - }; - $ref: pinmux-node.yaml - - properties: - pinmux: - description: - Integer array, represents gpio pin number and mux setting. - Supported pin number and mux varies for different SoCs, and = are - defined as macros in dt-bindings/pinctrl/-pinfunc.h dir= ectly. - - drive-strength: - enum: [2, 4, 6, 8, 10, 12, 14, 16] - - bias-pull-down: - oneOf: - - type: boolean - - enum: [100, 101, 102, 103] - description: mt6795 pull down PUPD/R0/R1 type define value. - description: - For normal pull down type, it is not necessary to specify R1= R0 - values; When pull down type is PUPD/R0/R1, adding R1R0 defin= es - will set different resistance values. - - bias-pull-up: - oneOf: - - type: boolean - - enum: [100, 101, 102, 103] - description: mt6795 pull up PUPD/R0/R1 type define value. - description: - For normal pull up type, it is not necessary to specify R1R0 - values; When pull up type is PUPD/R0/R1, adding R1R0 defines= will - set different resistance values. - - bias-disable: true - - output-high: true - - output-low: true - - input-enable: true - - input-disable: true - - input-schmitt-enable: true - - input-schmitt-disable: true - - mediatek,pull-up-adv: - description: | - Pull up settings for 2 pull resistors, R0 and R1. User can - configure those special pins. Valid arguments are described = as - below: - 0: (R1, R0) =3D (0, 0) which means R1 disabled and R0 disabl= ed. - 1: (R1, R0) =3D (0, 1) which means R1 disabled and R0 enable= d. - 2: (R1, R0) =3D (1, 0) which means R1 enabled and R0 disable= d. - 3: (R1, R0) =3D (1, 1) which means R1 enabled and R0 enabled. - $ref: /schemas/types.yaml#/definitions/uint32 - enum: [0, 1, 2, 3] - - mediatek,pull-down-adv: - description: | - Pull down settings for 2 pull resistors, R0 and R1. User can - configure those special pins. Valid arguments are described = as - below: - 0: (R1, R0) =3D (0, 0) which means R1 disabled and R0 disabl= ed. - 1: (R1, R0) =3D (0, 1) which means R1 disabled and R0 enable= d. - 2: (R1, R0) =3D (1, 0) which means R1 enabled and R0 disable= d. - 3: (R1, R0) =3D (1, 1) which means R1 enabled and R0 enabled. - $ref: /schemas/types.yaml#/definitions/uint32 - enum: [0, 1, 2, 3] - - required: - - pinmux - -allOf: - - $ref: pinctrl.yaml# - -required: - - compatible - - reg - - reg-names - - interrupts - - interrupt-controller - - '#interrupt-cells' - - gpio-controller - - '#gpio-cells' - - gpio-ranges - -additionalProperties: false - -examples: - - | - #include - #include - #include - - soc { - #address-cells =3D <2>; - #size-cells =3D <2>; - - pio: pinctrl@10005000 { - compatible =3D "mediatek,mt6795-pinctrl"; - reg =3D <0 0x10005000 0 0x1000>, <0 0x1000b000 0 0x1000>; - reg-names =3D "base", "eint"; - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pio 0 0 196>; - interrupt-controller; - interrupts =3D ; - #interrupt-cells =3D <2>; - - i2c0-pins { - pins-sda-scl { - pinmux =3D , - ; - }; - }; - - mmc0-pins { - pins-cmd-dat { - pinmux =3D , - , - , - , - , - , - , - , - ; - input-enable; - bias-pull-up =3D ; - }; - - pins-clk { - pinmux =3D ; - bias-pull-down =3D ; - }; - - pins-rst { - pinmux =3D ; - bias-pull-up =3D ; - }; - }; - }; - }; --=20 2.47.0