From nobody Sun Nov 24 11:32:42 2024 Received: from gate2.alliedtelesis.co.nz (gate2.alliedtelesis.co.nz [202.36.163.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C1AD2746C for ; Wed, 6 Nov 2024 00:18:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.36.163.20 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852326; cv=none; b=GNhyQQ8Ng1ideioXQazNcvYRcyKhBXCceeDKS+unrylftjegEuXpPyJ/yZjXJSify7GSZ+WWen/cpgTg+Dgc/XdpIlSIvWxzzZwyOotmhcY4IzyZCwYHjRGjjMmgQC5RJyx5GMkcVgTTiLWdDLNYaFr5El80K5VNRHusKrOgfCc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852326; c=relaxed/simple; bh=9cV9pcOi+TC8YOfrLUWxemYDM8osPTLrmXd3Aa1usqo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=X+fiGBl/OakdjQ4CBMC5szOM54cdbq8RT3HPvW8GwwxJSh9/5rFlLPC0aOV6w70zDsvG3YeQidQVAMamQl0WA2TLXFEM1xaUwaD5NXKZ7FTtFXhC+WDycz7uEiP1Gn32yBqSybkxfFX1syQ13IeHMJ65iAq3sOnQd8MVw3W4AvI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz; spf=pass smtp.mailfrom=alliedtelesis.co.nz; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b=pnSTAbrs; arc=none smtp.client-ip=202.36.163.20 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b="pnSTAbrs" Received: from svr-chch-seg1.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (Client did not present a certificate) by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 7D7E42C0452; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; s=mail181024; t=1730852320; bh=i7K+t+O5TXPsYGWcFw3k+uriqJEyHMTX5/Y+/2E5VLI=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=pnSTAbrsr5Fpr9AwxDqJN0/oTqAibmBXK0NNrHW0eFHPNhg52bDXslnGri/GoE9E/ lxbojQ15/PbYl7OQd2X8onRP+JPlrv7E5fUvnbVDYzeAY73YT/DKdnPiJNp8N/OIz7 vLoQqxD+egOtAch3QzJq0Rpa1bYX1QTeRvBfvnb64px5N4/+tZHF75vQNGdJI9ULG2 ixyy59pehZt1K/xLK5/ACAfYRilH6BNgOgKB1tMZaizBxFgdZWA/FLORMycydfwfKp YKTZyDi7GDMHcREEj9bfCKncKBDlh34BI06v1f1TWIDwyKuRv58gxZGMlfVgZTUIog fwXBxCGkciilQ== Received: from pat.atlnz.lc (Not Verified[10.32.16.33]) by svr-chch-seg1.atlnz.lc with Trustwave SEG (v8,2,6,11305) id ; Wed, 06 Nov 2024 13:18:40 +1300 Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.30]) by pat.atlnz.lc (Postfix) with ESMTP id 34DA813EE7A; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030) id 306382804D6; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) From: Chris Packham To: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, tsbogend@alpha.franken.de, andi.shyti@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, linux-i2c@vger.kernel.org, Chris Packham Subject: [PATCH v9 1/4] dt-bindings: mfd: Add Realtek RTL9300 switch peripherals Date: Wed, 6 Nov 2024 13:18:32 +1300 Message-ID: <20241106001835.2725522-2-chris.packham@alliedtelesis.co.nz> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> References: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-SEG-SpamProfiler-Analysis: v=2.4 cv=ca1xrWDM c=1 sm=1 tr=0 ts=672ab5e0 a=KLBiSEs5mFS1a/PbTCJxuA==:117 a=VlfZXiiP6vEA:10 a=KKAkSRfTAAAA:8 a=gEfo2CItAAAA:8 a=ifuKBmCEOqiWgARn5fMA:9 a=3ZKOabzyN94A:10 a=cvBusfyB2V15izCimMoJ:22 a=sptkURWiP4Gy88Gu7hUp:22 X-SEG-SpamProfiler-Score: 0 x-atlnz-ls: pat Content-Type: text/plain; charset="utf-8" Add device tree schema for the Realtek RTL9300 switches. The RTL9300 family is made up of the RTL9301, RTL9302B, RTL9302C and RTL9303. These have the same SoC differ in the Ethernet switch/SERDES arrangement. Currently the only supported features are the syscon-reboot and i2c controllers. The syscon-reboot is needed to be able to reboot the board. The I2C controllers are slightly unusual because they each own an SCL pin (GPIO8 for the first controller, GPIO 17 for the second) but have 8 common SDA pins which can be assigned to either controller (but not both). Signed-off-by: Chris Packham Reviewed-by: Krzysztof Kozlowski --- Notes: Changes in v9: - None Changes in v8: - Add r-by from Krzysztof - At Lee's request I've separated the i2c binding into a separate patch. This one still has a $ref to it so technically the i2c one needs to go first but they'll be coming in via different trees so they may not arrive in that order. Changes in v7: - Set additionalProperties: false - Remove extraneous examples from i2c binding Changes in v6: - Drop wildcard compatible - Add specific compatibles for the 4 known SoC variants - For the i2c part of the binding accept realtek,rtl9301 as a fallback for the other compatibles - The overall switches will eventually differ because these will have different SERDES/port arrangements so they aren't getting the same fallback treatment Changes in v5: I've combined the two series I had in flight so this is the combination of adding the switch syscon, the reboot and i2c. It makes the changelog a bit meaningless so I've dropped the earlier commentary. =20 As requested I've put a more complete example in the main rtl9300-switch.yaml. =20 I've kept rtl9300-i2c.yaml separate for now but link to it with a $ref from rtl9300-switch.yaml to reduce clutter. The example in rtl9300-i2c.yaml is technically duplicating part of the example from rtl9300-switch.yaml but I feel it's nice to be able to see the example next to where the properties are defined. .../bindings/mfd/realtek,rtl9301-switch.yaml | 114 ++++++++++++++++++ 1 file changed, 114 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/realtek,rtl9301-s= witch.yaml diff --git a/Documentation/devicetree/bindings/mfd/realtek,rtl9301-switch.y= aml b/Documentation/devicetree/bindings/mfd/realtek,rtl9301-switch.yaml new file mode 100644 index 000000000000..f053303ab1e6 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/realtek,rtl9301-switch.yaml @@ -0,0 +1,114 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/realtek,rtl9301-switch.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Realtek Switch with Internal CPU + +maintainers: + - Chris Packham + +description: + The RTL9300 is a series of is an Ethernet switches with an integrated CP= U. A + number of different peripherals are accessed through a common register b= lock, + represented here as a syscon node. + +properties: + compatible: + items: + - enum: + - realtek,rtl9301-switch + - realtek,rtl9302b-switch + - realtek,rtl9302c-switch + - realtek,rtl9303-switch + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 1 + +patternProperties: + 'reboot@[0-9a-f]+$': + $ref: /schemas/power/reset/syscon-reboot.yaml# + + 'i2c@[0-9a-f]+$': + $ref: /schemas/i2c/realtek,rtl9301-i2c.yaml# + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + ethernet-switch@1b000000 { + compatible =3D "realtek,rtl9301-switch", "syscon", "simple-mfd"; + reg =3D <0x1b000000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reboot@c { + compatible =3D "syscon-reboot"; + reg =3D <0x0c 0x4>; + value =3D <0x01>; + }; + + i2c@36c { + compatible =3D "realtek,rtl9301-i2c"; + reg =3D <0x36c 0x14>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + i2c@0 { + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpio@20 { + compatible =3D "nxp,pca9555"; + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x20>; + }; + }; + + i2c@2 { + reg =3D <2>; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpio@20 { + compatible =3D "nxp,pca9555"; + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x20>; + }; + }; + }; + + i2c@388 { + compatible =3D "realtek,rtl9301-i2c"; + reg =3D <0x388 0x14>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + i2c@7 { + reg =3D <7>; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpio@20 { + compatible =3D "nxp,pca9555"; + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x20>; + }; + }; + }; + }; + --=20 2.47.0 From nobody Sun Nov 24 11:32:42 2024 Received: from gate2.alliedtelesis.co.nz (gate2.alliedtelesis.co.nz [202.36.163.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9806F1E522 for ; Wed, 6 Nov 2024 00:18:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.36.163.20 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852327; cv=none; b=B60YgptEuEWMGcECnzgxA9xQUt38slPHTAOdWmNVGRxETn3LgaLXnvVEP+CbCEZhd3+OW0ZXRWk4xfMqumFW1YctoY1EqWEGv1cPEWRcRfLLsH6kcLcXLAHkZKaI8zyxckj9m7KldvkqwmtEafLQd7bsITlzmgq9MLkJF6/Gmkg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852327; c=relaxed/simple; bh=hnwreMOBYIiNtdHZSO+Y2dLKG+ZfXfAeuvIBkQg7SSY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=c8gOxo+NIfqPXMMox15CEgGJ4Tp6e1SMfvFH5dWB0uJM2U9bvzizn98OX26u3ATyOPdGxqDVKpkzQbQNZV3BG79Z8NtMYLD20xehohBWQuYcD6bOF9IqaswiBjn2ctEajRR4ORBfxr1BsH+dEuLji5GBbJuYmthzRPkAbJrFUfY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz; spf=pass smtp.mailfrom=alliedtelesis.co.nz; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b=S+BptHP7; arc=none smtp.client-ip=202.36.163.20 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b="S+BptHP7" Received: from svr-chch-seg1.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (Client did not present a certificate) by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 8184B2C0517; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; s=mail181024; t=1730852320; bh=4Wng6mqUviBxiiBervr7wt9IS8eUnmDxUsXWt4weyM4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=S+BptHP7TAJ4V5qjrZCmZ9k2BpV5hEuitGmedNmST/BqNdTrtjP3Tt+qX/gppScmY Wt6wcRS2WPavgNpXCGBudiLIq2QeYfKVVPXXLqfR8WQgl1Flxb0HiQBqPcSTtbEZSn Sw1AT+cc6H5G3+q6Hl445yaq51e3xXNj6GUgV7ktun4GIWKHGH5uQdNFLogjkJppdi a+scCv4CU1L3if4ApMMveZjEepfk0gu2OT5RLdzKaW6XJpGrcxGXOZ4+Y2XT3jJr8K bfm3d7IqgZaWgkrLsfSOU+tMW6b4jQmZrU/0BLR08UJeLQt/KsZH73ZSUPEYgr2+Zx qBxsKfKTlcbfw== Received: from pat.atlnz.lc (Not Verified[10.32.16.33]) by svr-chch-seg1.atlnz.lc with Trustwave SEG (v8,2,6,11305) id ; Wed, 06 Nov 2024 13:18:40 +1300 Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.30]) by pat.atlnz.lc (Postfix) with ESMTP id 385C113EE8E; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030) id 363272804D6; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) From: Chris Packham To: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, tsbogend@alpha.franken.de, andi.shyti@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, linux-i2c@vger.kernel.org, Chris Packham Subject: [PATCH v9 2/4] mips: dts: realtek: Add syscon-reboot node Date: Wed, 6 Nov 2024 13:18:33 +1300 Message-ID: <20241106001835.2725522-3-chris.packham@alliedtelesis.co.nz> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> References: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-SEG-SpamProfiler-Analysis: v=2.4 cv=ca1xrWDM c=1 sm=1 tr=0 ts=672ab5e0 a=KLBiSEs5mFS1a/PbTCJxuA==:117 a=VlfZXiiP6vEA:10 a=wvvtYBgb9FI6sUgW-XsA:9 a=3ZKOabzyN94A:10 X-SEG-SpamProfiler-Score: 0 x-atlnz-ls: pat Content-Type: text/plain; charset="utf-8" The board level reset on systems using the RTL9302 can be driven via the switch. Use a syscon-reboot node to represent this. Signed-off-by: Chris Packham --- Notes: Changes in v9: - None Changes in v8: - None Changes in v7: - None Changes in v6: - Drop wildcard compatible Changes in v5: - Krzysztof did technically give a r-by on v4 but given the changes to the rest of the series I haven't included it. - Use reg instead of offset - Add a rtl9302c.dtsi for the specific chip which pulls in the generic rtl930x.dtsi and updates a few of the compatibles on the way through. - Update Cameo board to use rtl9302c.dtsi Changes in v4: - None Changes in v3: - None Changes in v2: - drop redundant status =3D "okay" .../dts/realtek/cameo-rtl9302c-2x-rtl8224-2xge.dts | 2 +- arch/mips/boot/dts/realtek/rtl9302c.dtsi | 7 +++++++ arch/mips/boot/dts/realtek/rtl930x.dtsi | 13 +++++++++++++ 3 files changed, 21 insertions(+), 1 deletion(-) create mode 100644 arch/mips/boot/dts/realtek/rtl9302c.dtsi diff --git a/arch/mips/boot/dts/realtek/cameo-rtl9302c-2x-rtl8224-2xge.dts = b/arch/mips/boot/dts/realtek/cameo-rtl9302c-2x-rtl8224-2xge.dts index 77d2566545f2..6789bf374044 100644 --- a/arch/mips/boot/dts/realtek/cameo-rtl9302c-2x-rtl8224-2xge.dts +++ b/arch/mips/boot/dts/realtek/cameo-rtl9302c-2x-rtl8224-2xge.dts @@ -1,7 +1,7 @@ // SPDX-License-Identifier: GPL-2.0-or-later /dts-v1/; =20 -#include "rtl930x.dtsi" +#include "rtl9302c.dtsi" =20 #include #include diff --git a/arch/mips/boot/dts/realtek/rtl9302c.dtsi b/arch/mips/boot/dts/= realtek/rtl9302c.dtsi new file mode 100644 index 000000000000..ca4d347af8d3 --- /dev/null +++ b/arch/mips/boot/dts/realtek/rtl9302c.dtsi @@ -0,0 +1,7 @@ +// SPDX-License-Identifier: GPL-2.0-or-later OR BSD-2-Clause + +#include "rtl930x.dtsi" + +&switch0 { + compatible =3D "realtek,rtl9302c-switch", "syscon", "simple-mfd"; +}; diff --git a/arch/mips/boot/dts/realtek/rtl930x.dtsi b/arch/mips/boot/dts/r= ealtek/rtl930x.dtsi index f271940f82be..7477fae34987 100644 --- a/arch/mips/boot/dts/realtek/rtl930x.dtsi +++ b/arch/mips/boot/dts/realtek/rtl930x.dtsi @@ -29,6 +29,19 @@ lx_clk: clock-175mhz { #clock-cells =3D <0>; clock-frequency =3D <175000000>; }; + + switch0: switch@1b000000 { + compatible =3D "realtek,rtl9301-switch", "syscon", "simple-mfd"; + reg =3D <0x1b000000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reboot@c { + compatible =3D "syscon-reboot"; + reg =3D <0x0c 0x4>; + value =3D <0x01>; + }; + }; }; =20 &soc { --=20 2.47.0 From nobody Sun Nov 24 11:32:42 2024 Received: from gate2.alliedtelesis.co.nz (gate2.alliedtelesis.co.nz [202.36.163.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95A811E517 for ; Wed, 6 Nov 2024 00:18:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.36.163.20 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852326; cv=none; b=PXKGpNJaa3neT5rPMd/jqdXAY6ClRpWqy5949dafK4URrf4cVUV0VYowgS5v9/f3PzpDrZy6TSSaz5+XPxQqSR1Eznkix/3Mh6WjCDRzhH6l33vp/pvCh/+CF0cOktZvyiYSn753Q87u7CiARC6B19rjKitBQouYjdkWwOKqi58= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852326; c=relaxed/simple; bh=aYbvhEzKHidgL7zg39NlhCEXWzKLkWmIGXzDZW5Q5DA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZOb4JyamM0IvzSO8I+LmgIWSlZy7cGGmhpS1e0ohPw5S+ZR/80iriDTRn6wK4aKxFunbWEAn9nutgg0OGJsirQONqfSY1xCeTC7DfhtQg2zlyLBYYD6e73WRfkm4UdhUhYjSe++UXU4nepHpDjhiFM5ydJLBVpPT3czXl6qDAuI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz; spf=pass smtp.mailfrom=alliedtelesis.co.nz; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b=GL3sTUZC; arc=none smtp.client-ip=202.36.163.20 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b="GL3sTUZC" Received: from svr-chch-seg1.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (Client did not present a certificate) by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 988D32C05E0; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; s=mail181024; t=1730852320; bh=cjXQ/ofKhcPCx8e78DXvcl0SFxgtu1Fy/0D/HL1bwwo=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=GL3sTUZCLmPCgZEux++DRW+tIGrlDlIQqFk2Ph7OejVKgrFsGafgtRpKB3ZXFpD+j KIq4VLwcORzu6xTb0x/GZ0RfndnpGAXZtulc3umSHisXPDLzXINxKQ8Oqzwomo87B5 hOCuOok9Oz7g1BJgSxY8ioOtLHOlNB9vVfg3JEux1uHyhUrg0xth/YLF2FOI3Bg/Ro JfMixTs0Wt8r69GxqjxxYFUXZLFcNcK3yce7BMCIF9rBl+5tcq+SwUKCp6pqBt6PCD bW96dCLYaCYgxxolWZoVstexCdRbp6+bLV855xNlXffefsdxGRSETsTdHS/FWPIzlX h5C1cIvLXG8Dw== Received: from pat.atlnz.lc (Not Verified[10.32.16.33]) by svr-chch-seg1.atlnz.lc with Trustwave SEG (v8,2,6,11305) id ; Wed, 06 Nov 2024 13:18:40 +1300 Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.30]) by pat.atlnz.lc (Postfix) with ESMTP id 3C8B713ECC4; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030) id 3A6962804D6; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) From: Chris Packham To: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, tsbogend@alpha.franken.de, andi.shyti@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, linux-i2c@vger.kernel.org, Chris Packham Subject: [PATCH v9 3/4] mips: dts: realtek: Add I2C controllers Date: Wed, 6 Nov 2024 13:18:34 +1300 Message-ID: <20241106001835.2725522-4-chris.packham@alliedtelesis.co.nz> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> References: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-SEG-SpamProfiler-Analysis: v=2.4 cv=ca1xrWDM c=1 sm=1 tr=0 ts=672ab5e0 a=KLBiSEs5mFS1a/PbTCJxuA==:117 a=VlfZXiiP6vEA:10 a=PxnkKiIr6rJD_3uwCWUA:9 a=3ZKOabzyN94A:10 X-SEG-SpamProfiler-Score: 0 x-atlnz-ls: pat Content-Type: text/plain; charset="utf-8" Add the I2C controllers that are part of the RTL9300 SoC. Signed-off-by: Chris Packham --- Notes: Changes in v9: - None Changes in v8: - None Changes in v7: - None Changes in v6: - Drop wildcard compatible - Put status =3D "disabled" at the end Changes in v5: - Update compatibles Changes in v4: - Skipped due to combining patch series Changes in v3: - None Changes in v2: - Use reg property arch/mips/boot/dts/realtek/rtl9302c.dtsi | 8 ++++++++ arch/mips/boot/dts/realtek/rtl930x.dtsi | 16 ++++++++++++++++ 2 files changed, 24 insertions(+) diff --git a/arch/mips/boot/dts/realtek/rtl9302c.dtsi b/arch/mips/boot/dts/= realtek/rtl9302c.dtsi index ca4d347af8d3..8690433af498 100644 --- a/arch/mips/boot/dts/realtek/rtl9302c.dtsi +++ b/arch/mips/boot/dts/realtek/rtl9302c.dtsi @@ -5,3 +5,11 @@ &switch0 { compatible =3D "realtek,rtl9302c-switch", "syscon", "simple-mfd"; }; + +&i2c0 { + compatible =3D "realtek,rtl9302c-i2c", "realtek,rtl9301-i2c"; +}; + +&i2c1 { + compatible =3D "realtek,rtl9302c-i2c", "realtek,rtl9301-i2c"; +}; diff --git a/arch/mips/boot/dts/realtek/rtl930x.dtsi b/arch/mips/boot/dts/r= ealtek/rtl930x.dtsi index 7477fae34987..6a6f3f3fe389 100644 --- a/arch/mips/boot/dts/realtek/rtl930x.dtsi +++ b/arch/mips/boot/dts/realtek/rtl930x.dtsi @@ -41,6 +41,22 @@ reboot@c { reg =3D <0x0c 0x4>; value =3D <0x01>; }; + + i2c0: i2c@36c { + compatible =3D "realtek,rtl9301-i2c"; + reg =3D <0x36c 0x14>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c1: i2c@388 { + compatible =3D "realtek,rtl9301-i2c"; + reg =3D <0x388 0x14>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; }; }; =20 --=20 2.47.0 From nobody Sun Nov 24 11:32:42 2024 Received: from gate2.alliedtelesis.co.nz (gate2.alliedtelesis.co.nz [202.36.163.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 995C51E531 for ; Wed, 6 Nov 2024 00:18:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.36.163.20 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852327; cv=none; b=azwZwY/cYvxaPLo+cqZM5kwMMUrTyy76LEeu2/g3B5QBvPEvUsjhZF3fCYrI0zuHnC1TJ2Rl6a6rkwLrW3a7Um7rlewnD6Laf38ahTpBz+oMf+HU8IHdt52CUEmw173fWomldzQ6ntg4Pp7jKTtZYeYNlm10mxOZd8fc4vxgQDY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730852327; c=relaxed/simple; bh=5hhQn0gCUlcplPfaXw5SwWAhdjqsP068tMF6ZfgO31g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UR2hWC+Jycj0ZezY7Qf1CSwh58yNpcgh8+sXlVg7BBeRtJ8XVojHY1PBXVs7+vZFLjIWI5lVzq6voxprelSDSUp03rlDtHdb2B7++q6lf9RsXLvt/M7tIdUuyxtJXF8ZpnO1tGgxH+lG4mUdMgEReqN2nb2ExIKL75HyMtBUerI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz; spf=pass smtp.mailfrom=alliedtelesis.co.nz; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b=WT64rO4a; arc=none smtp.client-ip=202.36.163.20 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=alliedtelesis.co.nz Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=alliedtelesis.co.nz header.i=@alliedtelesis.co.nz header.b="WT64rO4a" Received: from svr-chch-seg1.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (Client did not present a certificate) by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id B316E2C0613; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; s=mail181024; t=1730852320; bh=yfSE3Gx844Euoez3kmuGnTX8wZ5nFZUV7VcVXmgpKzU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=WT64rO4acDqxTp2qiPlyt2feyxzbGr+OmW7O7bRky7DqyjD1wiGCZme/43f28eu3u HbwJ6iEZp5KBZmXPERlq88+v/8e2md7vsJeQbQMnMDUbedYuNNZ78qQcGQkCtPnMbo fm6klMUHAg5iv3wqbuApCEfajX1YYTbdZ6lTjxLUr8TI6cGlW2KlhUVKKC4/P5sMfz f0DFKA5P17XJKqmgvgifFpl2qTIwUAfX+pgwQd5JxP2WQ3RqlAXERDavlB6V9qZNGo QvSTGnq6iROC+xqYG8+zdm/MML6Fm5dyvT6+83IeRAHQT/RU4o3WUs3dGWdd02cL5p jywVr2xDLX5LQ== Received: from pat.atlnz.lc (Not Verified[10.32.16.33]) by svr-chch-seg1.atlnz.lc with Trustwave SEG (v8,2,6,11305) id ; Wed, 06 Nov 2024 13:18:40 +1300 Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.30]) by pat.atlnz.lc (Postfix) with ESMTP id 4117C13EE94; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030) id 3EC322804D6; Wed, 6 Nov 2024 13:18:40 +1300 (NZDT) From: Chris Packham To: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, tsbogend@alpha.franken.de, andi.shyti@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, linux-i2c@vger.kernel.org, Chris Packham Subject: [PATCH v9 4/4] i2c: Add driver for the RTL9300 I2C controller Date: Wed, 6 Nov 2024 13:18:35 +1300 Message-ID: <20241106001835.2725522-5-chris.packham@alliedtelesis.co.nz> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> References: <20241106001835.2725522-1-chris.packham@alliedtelesis.co.nz> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-SEG-SpamProfiler-Analysis: v=2.4 cv=ca1xrWDM c=1 sm=1 tr=0 ts=672ab5e0 a=KLBiSEs5mFS1a/PbTCJxuA==:117 a=VlfZXiiP6vEA:10 a=jdP34snFAAAA:8 a=VwQbUJbxAAAA:8 a=NEAV23lmAAAA:8 a=UgJECxHJAAAA:8 a=aaOI7ajaZ5fHE1syFM0A:9 a=3ZKOabzyN94A:10 a=jlphF6vWLdwq7oh3TaWq:22 a=-El7cUbtino8hM1DCn8D:22 X-SEG-SpamProfiler-Score: 0 x-atlnz-ls: pat Content-Type: text/plain; charset="utf-8" Add support for the I2C controller on the RTL9300 SoC. There are two I2C controllers in the RTL9300 that are part of the Ethernet switch register block. Each of these controllers owns a SCL pin (GPIO8 for the fiorst I2C controller, GPIO17 for the second). There are 8 possible SDA pins (GPIO9-16) that can be assigned to either I2C controller. This relationship is represented in the device tree with a child node for each SDA line in use. This is based on the openwrt implementation[1] but has been significantly modified [1] - https://git.openwrt.org/?p=3Dopenwrt/openwrt.git;a=3Dblob;f=3Dtarget/= linux/realtek/files-5.15/drivers/i2c/busses/i2c-rtl9300.c Signed-off-by: Chris Packham Reviewed-by: Andi Shyti --- Notes: Changes in v9: - Fix alignment of register definitions and rtl9300_i2c_execute_xfer() - Reduce scope of "chan" and "adap" variables in rtl9300_i2c_probe() - Add r-by from Andi Changes in v8: - None Changes in v7: - None Changes in v6: - Make rtl9300_i2c_quirks static - Drop wildcard compatible - Add SoC specific compatibles Changes in v5: - Make lock part of struct rtl9300_i2c - Fix alignment in rtl9300_i2c_smbus_xfer Changes in v4: - skipped due to combining patch series Changes in v3: - None Changes in v2: - Replace a number of return 0; with tail calls - Add enum rtl9300_bus_freq - Use RTL9300_ prefix on new defines - Use reg property for register offset - Hard code RTL9300_I2C_MST_GLB_CTRL address as this does not need to come from DT binding - Use GENMASK() where appropriate - Propagate read/write errors through to rtl9300_i2c_smbus_xfer() - Don't error out on bad clock-frequency - Use devm_i2c_add_adapter() - Put more information in the commit message - Integrated multiplexing function, an adapter is created per SDA line MAINTAINERS | 7 + drivers/i2c/busses/Kconfig | 10 + drivers/i2c/busses/Makefile | 1 + drivers/i2c/busses/i2c-rtl9300.c | 423 +++++++++++++++++++++++++++++++ 4 files changed, 441 insertions(+) create mode 100644 drivers/i2c/busses/i2c-rtl9300.c diff --git a/MAINTAINERS b/MAINTAINERS index a27407950242..49a5cb4dd2cd 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20058,6 +20058,13 @@ S: Maintained T: git https://github.com/pkshih/rtw.git F: drivers/net/wireless/realtek/rtl8xxxu/ =20 +RTL9300 I2C DRIVER (rtl9300-i2c) +M: Chris Packham +L: linux-i2c@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/i2c/realtek,rtl9301-i2c.yaml +F: drivers/i2c/busses/i2c-rtl9300.c + RTRS TRANSPORT DRIVERS M: Md. Haris Iqbal M: Jack Wang diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig index 6b3ba7e5723a..e655c6ceb5db 100644 --- a/drivers/i2c/busses/Kconfig +++ b/drivers/i2c/busses/Kconfig @@ -1060,6 +1060,16 @@ config I2C_RK3X This driver can also be built as a module. If so, the module will be called i2c-rk3x. =20 +config I2C_RTL9300 + tristate "Realtek RTL9300 I2C controller" + depends on MACH_REALTEK_RTL || COMPILE_TEST + help + Say Y here to include support for the I2C controller in Realtek + RTL9300 SoCs. + + This driver can also be built as a module. If so, the module will + be called i2c-rtl9300. + config I2C_RZV2M tristate "Renesas RZ/V2M adapter" depends on ARCH_RENESAS || COMPILE_TEST diff --git a/drivers/i2c/busses/Makefile b/drivers/i2c/busses/Makefile index ecc07c50f2a0..e99f4f327aa0 100644 --- a/drivers/i2c/busses/Makefile +++ b/drivers/i2c/busses/Makefile @@ -103,6 +103,7 @@ obj-$(CONFIG_I2C_QCOM_GENI) +=3D i2c-qcom-geni.o obj-$(CONFIG_I2C_QUP) +=3D i2c-qup.o obj-$(CONFIG_I2C_RIIC) +=3D i2c-riic.o obj-$(CONFIG_I2C_RK3X) +=3D i2c-rk3x.o +obj-$(CONFIG_I2C_RTL9300) +=3D i2c-rtl9300.o obj-$(CONFIG_I2C_RZV2M) +=3D i2c-rzv2m.o obj-$(CONFIG_I2C_S3C2410) +=3D i2c-s3c2410.o obj-$(CONFIG_I2C_SH7760) +=3D i2c-sh7760.o diff --git a/drivers/i2c/busses/i2c-rtl9300.c b/drivers/i2c/busses/i2c-rtl9= 300.c new file mode 100644 index 000000000000..e064e8a4a1f0 --- /dev/null +++ b/drivers/i2c/busses/i2c-rtl9300.c @@ -0,0 +1,423 @@ +// SPDX-License-Identifier: GPL-2.0-only + +#include +#include +#include +#include +#include +#include +#include +#include + +enum rtl9300_bus_freq { + RTL9300_I2C_STD_FREQ, + RTL9300_I2C_FAST_FREQ, +}; + +struct rtl9300_i2c; + +struct rtl9300_i2c_chan { + struct i2c_adapter adap; + struct rtl9300_i2c *i2c; + enum rtl9300_bus_freq bus_freq; + u8 sda_pin; +}; + +#define RTL9300_I2C_MUX_NCHAN 8 + +struct rtl9300_i2c { + struct regmap *regmap; + struct device *dev; + struct rtl9300_i2c_chan chans[RTL9300_I2C_MUX_NCHAN]; + u32 reg_base; + u8 sda_pin; + struct mutex lock; +}; + +#define RTL9300_I2C_MST_CTRL1 0x0 +#define RTL9300_I2C_MST_CTRL1_MEM_ADDR_OFS 8 +#define RTL9300_I2C_MST_CTRL1_MEM_ADDR_MASK GENMASK(31, 8) +#define RTL9300_I2C_MST_CTRL1_SDA_OUT_SEL_OFS 4 +#define RTL9300_I2C_MST_CTRL1_SDA_OUT_SEL_MASK GENMASK(6, 4) +#define RTL9300_I2C_MST_CTRL1_GPIO_SCL_SEL BIT(3) +#define RTL9300_I2C_MST_CTRL1_RWOP BIT(2) +#define RTL9300_I2C_MST_CTRL1_I2C_FAIL BIT(1) +#define RTL9300_I2C_MST_CTRL1_I2C_TRIG BIT(0) +#define RTL9300_I2C_MST_CTRL2 0x4 +#define RTL9300_I2C_MST_CTRL2_RD_MODE BIT(15) +#define RTL9300_I2C_MST_CTRL2_DEV_ADDR_OFS 8 +#define RTL9300_I2C_MST_CTRL2_DEV_ADDR_MASK GENMASK(14, 8) +#define RTL9300_I2C_MST_CTRL2_DATA_WIDTH_OFS 4 +#define RTL9300_I2C_MST_CTRL2_DATA_WIDTH_MASK GENMASK(7, 4) +#define RTL9300_I2C_MST_CTRL2_MEM_ADDR_WIDTH_OFS 2 +#define RTL9300_I2C_MST_CTRL2_MEM_ADDR_WIDTH_MASK GENMASK(3, 2) +#define RTL9300_I2C_MST_CTRL2_SCL_FREQ_OFS 0 +#define RTL9300_I2C_MST_CTRL2_SCL_FREQ_MASK GENMASK(1, 0) +#define RTL9300_I2C_MST_DATA_WORD0 0x8 +#define RTL9300_I2C_MST_DATA_WORD1 0xc +#define RTL9300_I2C_MST_DATA_WORD2 0x10 +#define RTL9300_I2C_MST_DATA_WORD3 0x14 + +#define RTL9300_I2C_MST_GLB_CTRL 0x384 + +static int rtl9300_i2c_reg_addr_set(struct rtl9300_i2c *i2c, u32 reg, u16 = len) +{ + u32 val, mask; + int ret; + + val =3D len << RTL9300_I2C_MST_CTRL2_MEM_ADDR_WIDTH_OFS; + mask =3D RTL9300_I2C_MST_CTRL2_MEM_ADDR_WIDTH_MASK; + + ret =3D regmap_update_bits(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_C= TRL2, mask, val); + if (ret) + return ret; + + val =3D reg << RTL9300_I2C_MST_CTRL1_MEM_ADDR_OFS; + mask =3D RTL9300_I2C_MST_CTRL1_MEM_ADDR_MASK; + + return regmap_update_bits(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_CT= RL1, mask, val); +} + +static int rtl9300_i2c_config_io(struct rtl9300_i2c *i2c, u8 sda_pin) +{ + int ret; + u32 val, mask; + + ret =3D regmap_update_bits(i2c->regmap, RTL9300_I2C_MST_GLB_CTRL, BIT(sda= _pin), BIT(sda_pin)); + if (ret) + return ret; + + val =3D (sda_pin << RTL9300_I2C_MST_CTRL1_SDA_OUT_SEL_OFS) | + RTL9300_I2C_MST_CTRL1_GPIO_SCL_SEL; + mask =3D RTL9300_I2C_MST_CTRL1_SDA_OUT_SEL_MASK | RTL9300_I2C_MST_CTRL1_G= PIO_SCL_SEL; + + return regmap_update_bits(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_CT= RL1, mask, val); +} + +static int rtl9300_i2c_config_xfer(struct rtl9300_i2c *i2c, struct rtl9300= _i2c_chan *chan, + u16 addr, u16 len) +{ + u32 val, mask; + + val =3D chan->bus_freq << RTL9300_I2C_MST_CTRL2_SCL_FREQ_OFS; + mask =3D RTL9300_I2C_MST_CTRL2_SCL_FREQ_MASK; + + val |=3D addr << RTL9300_I2C_MST_CTRL2_DEV_ADDR_OFS; + mask |=3D RTL9300_I2C_MST_CTRL2_DEV_ADDR_MASK; + + val |=3D ((len - 1) & 0xf) << RTL9300_I2C_MST_CTRL2_DATA_WIDTH_OFS; + mask |=3D RTL9300_I2C_MST_CTRL2_DATA_WIDTH_MASK; + + mask |=3D RTL9300_I2C_MST_CTRL2_RD_MODE; + + return regmap_update_bits(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_CT= RL2, mask, val); +} + +static int rtl9300_i2c_read(struct rtl9300_i2c *i2c, u8 *buf, int len) +{ + u32 vals[4] =3D {}; + int i, ret; + + if (len > 16) + return -EIO; + + ret =3D regmap_bulk_read(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_DAT= A_WORD0, + vals, ARRAY_SIZE(vals)); + if (ret) + return ret; + + for (i =3D 0; i < len; i++) { + buf[i] =3D vals[i/4] & 0xff; + vals[i/4] >>=3D 8; + } + + return 0; +} + +static int rtl9300_i2c_write(struct rtl9300_i2c *i2c, u8 *buf, int len) +{ + u32 vals[4] =3D {}; + int i; + + if (len > 16) + return -EIO; + + for (i =3D 0; i < len; i++) { + if (i % 4 =3D=3D 0) + vals[i/4] =3D 0; + vals[i/4] <<=3D 8; + vals[i/4] |=3D buf[i]; + } + + return regmap_bulk_write(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_DAT= A_WORD0, + vals, ARRAY_SIZE(vals)); +} + +static int rtl9300_i2c_writel(struct rtl9300_i2c *i2c, u32 data) +{ + return regmap_write(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_DATA_WOR= D0, data); +} + +static int rtl9300_i2c_execute_xfer(struct rtl9300_i2c *i2c, char read_wri= te, + int size, union i2c_smbus_data *data, int len) +{ + u32 val, mask; + int ret; + + val =3D read_write =3D=3D I2C_SMBUS_WRITE ? RTL9300_I2C_MST_CTRL1_RWOP : = 0; + mask =3D RTL9300_I2C_MST_CTRL1_RWOP; + + val |=3D RTL9300_I2C_MST_CTRL1_I2C_TRIG; + mask |=3D RTL9300_I2C_MST_CTRL1_I2C_TRIG; + + ret =3D regmap_update_bits(i2c->regmap, i2c->reg_base + RTL9300_I2C_MST_C= TRL1, mask, val); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(i2c->regmap, i2c->reg_base + RTL9300_I2C= _MST_CTRL1, + val, !(val & RTL9300_I2C_MST_CTRL1_I2C_TRIG), 100, 2000); + if (ret) + return ret; + + if (val & RTL9300_I2C_MST_CTRL1_I2C_FAIL) + return -EIO; + + if (read_write =3D=3D I2C_SMBUS_READ) { + if (size =3D=3D I2C_SMBUS_BYTE || size =3D=3D I2C_SMBUS_BYTE_DATA) { + ret =3D regmap_read(i2c->regmap, + i2c->reg_base + RTL9300_I2C_MST_DATA_WORD0, &val); + if (ret) + return ret; + data->byte =3D val & 0xff; + } else if (size =3D=3D I2C_SMBUS_WORD_DATA) { + ret =3D regmap_read(i2c->regmap, + i2c->reg_base + RTL9300_I2C_MST_DATA_WORD0, &val); + if (ret) + return ret; + data->word =3D val & 0xffff; + } else { + ret =3D rtl9300_i2c_read(i2c, &data->block[0], len); + if (ret) + return ret; + } + } + + return 0; +} + +static int rtl9300_i2c_smbus_xfer(struct i2c_adapter *adap, u16 addr, unsi= gned short flags, + char read_write, u8 command, int size, + union i2c_smbus_data *data) +{ + struct rtl9300_i2c_chan *chan =3D i2c_get_adapdata(adap); + struct rtl9300_i2c *i2c =3D chan->i2c; + int len =3D 0, ret; + + mutex_lock(&i2c->lock); + if (chan->sda_pin !=3D i2c->sda_pin) { + ret =3D rtl9300_i2c_config_io(i2c, chan->sda_pin); + if (ret) + goto out_unlock; + i2c->sda_pin =3D chan->sda_pin; + } + + switch (size) { + case I2C_SMBUS_QUICK: + ret =3D rtl9300_i2c_config_xfer(i2c, chan, addr, 0); + if (ret) + goto out_unlock; + ret =3D rtl9300_i2c_reg_addr_set(i2c, 0, 0); + if (ret) + goto out_unlock; + break; + + case I2C_SMBUS_BYTE: + if (read_write =3D=3D I2C_SMBUS_WRITE) { + ret =3D rtl9300_i2c_config_xfer(i2c, chan, addr, 0); + if (ret) + goto out_unlock; + ret =3D rtl9300_i2c_reg_addr_set(i2c, command, 1); + if (ret) + goto out_unlock; + } else { + ret =3D rtl9300_i2c_config_xfer(i2c, chan, addr, 1); + if (ret) + goto out_unlock; + ret =3D rtl9300_i2c_reg_addr_set(i2c, 0, 0); + if (ret) + goto out_unlock; + } + break; + + case I2C_SMBUS_BYTE_DATA: + ret =3D rtl9300_i2c_reg_addr_set(i2c, command, 1); + if (ret) + goto out_unlock; + ret =3D rtl9300_i2c_config_xfer(i2c, chan, addr, 1); + if (ret) + goto out_unlock; + if (read_write =3D=3D I2C_SMBUS_WRITE) { + ret =3D rtl9300_i2c_writel(i2c, data->byte); + if (ret) + goto out_unlock; + } + break; + + case I2C_SMBUS_WORD_DATA: + ret =3D rtl9300_i2c_reg_addr_set(i2c, command, 1); + if (ret) + goto out_unlock; + ret =3D rtl9300_i2c_config_xfer(i2c, chan, addr, 2); + if (ret) + goto out_unlock; + if (read_write =3D=3D I2C_SMBUS_WRITE) { + ret =3D rtl9300_i2c_writel(i2c, data->word); + if (ret) + goto out_unlock; + } + break; + + case I2C_SMBUS_BLOCK_DATA: + ret =3D rtl9300_i2c_reg_addr_set(i2c, command, 1); + if (ret) + goto out_unlock; + ret =3D rtl9300_i2c_config_xfer(i2c, chan, addr, data->block[0]); + if (ret) + goto out_unlock; + if (read_write =3D=3D I2C_SMBUS_WRITE) { + ret =3D rtl9300_i2c_write(i2c, &data->block[1], data->block[0]); + if (ret) + goto out_unlock; + } + len =3D data->block[0]; + break; + + default: + dev_err(&adap->dev, "Unsupported transaction %d\n", size); + ret =3D -EOPNOTSUPP; + goto out_unlock; + } + + ret =3D rtl9300_i2c_execute_xfer(i2c, read_write, size, data, len); + +out_unlock: + mutex_unlock(&i2c->lock); + + return ret; +} + +static u32 rtl9300_i2c_func(struct i2c_adapter *a) +{ + return I2C_FUNC_SMBUS_QUICK | I2C_FUNC_SMBUS_BYTE | + I2C_FUNC_SMBUS_BYTE_DATA | I2C_FUNC_SMBUS_WORD_DATA | + I2C_FUNC_SMBUS_BLOCK_DATA; +} + +static const struct i2c_algorithm rtl9300_i2c_algo =3D { + .smbus_xfer =3D rtl9300_i2c_smbus_xfer, + .functionality =3D rtl9300_i2c_func, +}; + +static struct i2c_adapter_quirks rtl9300_i2c_quirks =3D { + .flags =3D I2C_AQ_NO_CLK_STRETCH, + .max_read_len =3D 16, + .max_write_len =3D 16, +}; + +static int rtl9300_i2c_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rtl9300_i2c *i2c; + u32 clock_freq, sda_pin; + int ret, i =3D 0; + struct fwnode_handle *child; + + i2c =3D devm_kzalloc(dev, sizeof(*i2c), GFP_KERNEL); + if (!i2c) + return -ENOMEM; + + i2c->regmap =3D syscon_node_to_regmap(dev->parent->of_node); + if (IS_ERR(i2c->regmap)) + return PTR_ERR(i2c->regmap); + i2c->dev =3D dev; + + mutex_init(&i2c->lock); + + ret =3D device_property_read_u32(dev, "reg", &i2c->reg_base); + if (ret) + return ret; + + platform_set_drvdata(pdev, i2c); + + if (device_get_child_node_count(dev) >=3D RTL9300_I2C_MUX_NCHAN) + return dev_err_probe(dev, -EINVAL, "Too many channels\n"); + + device_for_each_child_node(dev, child) { + struct rtl9300_i2c_chan *chan =3D &i2c->chans[i]; + struct i2c_adapter *adap =3D &chan->adap; + + ret =3D fwnode_property_read_u32(child, "reg", &sda_pin); + if (ret) + return ret; + + ret =3D fwnode_property_read_u32(child, "clock-frequency", &clock_freq); + if (ret) + clock_freq =3D I2C_MAX_STANDARD_MODE_FREQ; + + switch (clock_freq) { + case I2C_MAX_STANDARD_MODE_FREQ: + chan->bus_freq =3D RTL9300_I2C_STD_FREQ; + break; + + case I2C_MAX_FAST_MODE_FREQ: + chan->bus_freq =3D RTL9300_I2C_FAST_FREQ; + break; + default: + dev_warn(i2c->dev, "SDA%d clock-frequency %d not supported using defaul= t\n", + sda_pin, clock_freq); + break; + } + + chan->sda_pin =3D sda_pin; + chan->i2c =3D i2c; + adap =3D &i2c->chans[i].adap; + adap->owner =3D THIS_MODULE; + adap->algo =3D &rtl9300_i2c_algo; + adap->quirks =3D &rtl9300_i2c_quirks; + adap->retries =3D 3; + adap->dev.parent =3D dev; + i2c_set_adapdata(adap, chan); + adap->dev.of_node =3D to_of_node(child); + snprintf(adap->name, sizeof(adap->name), "%s SDA%d\n", dev_name(dev), sd= a_pin); + i++; + + ret =3D devm_i2c_add_adapter(dev, adap); + if (ret) + return ret; + } + i2c->sda_pin =3D 0xff; + + return 0; +} + +static const struct of_device_id i2c_rtl9300_dt_ids[] =3D { + { .compatible =3D "realtek,rtl9301-i2c" }, + { .compatible =3D "realtek,rtl9302b-i2c" }, + { .compatible =3D "realtek,rtl9302c-i2c" }, + { .compatible =3D "realtek,rtl9303-i2c" }, + {} +}; +MODULE_DEVICE_TABLE(of, i2c_rtl9300_dt_ids); + +static struct platform_driver rtl9300_i2c_driver =3D { + .probe =3D rtl9300_i2c_probe, + .driver =3D { + .name =3D "i2c-rtl9300", + .of_match_table =3D i2c_rtl9300_dt_ids, + }, +}; + +module_platform_driver(rtl9300_i2c_driver); + +MODULE_DESCRIPTION("RTL9300 I2C controller driver"); +MODULE_LICENSE("GPL"); --=20 2.47.0