From nobody Mon Nov 25 02:04:56 2024 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 943B214B08A for ; Fri, 1 Nov 2024 05:32:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730439124; cv=none; b=Ee9NZlXBvNgjpjtW3tcRv5o8dhN5An8g/lTZHfGHo2rolz0gKWkxppePVPVvhrFooLDxSrAynXZYq+C3imQ++9JkjYp24ftxO87Kzhjk1LL/v/TYvC7UJZVwE45LzkpbSUs4YxDbiINf2yGQtKH9Sf+XlPbMAT/H7aTeWacFh+M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730439124; c=relaxed/simple; bh=THfZ5exluvV0HomGLEQZ5xg6DQQrXevU3M4KfCYDhHU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jwCmqNENuXCZ4NZ54GIfevbEBaimQVkp9el5mU0THUPBlFrY/FRY0xmiSH4ykpIpKBfKJEVKXVRZxAukXfk1NoDEzja22pBkv4QoXTHU7SbQMp3XyjWYkTrhSCblbTi5iM36mwtV4xo8SfKpLS3byMdVh8FfagOPVrfAZPJSrek= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nQGJx3Uh; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nQGJx3Uh" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-43161e7bb25so12981815e9.2 for ; Thu, 31 Oct 2024 22:32:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1730439121; x=1731043921; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dLxjQrcCaaVGGvtLgShNAPhT3Cgn8U0JukzwhP4gn9Q=; b=nQGJx3Uhf0ohKkimy5fSoKjMZHG03HjDOx2sTZo5BMC4SLM5iIhHCK5gwkYxQHmYgi VZx+suXmZBG62Y+6Xz3s+PcX/SROtsnYQk0X52cdzsTnBmrNRInGuohgkiyZ+Hoseio0 etQP5I+tIqLcujM7W89LElBJmRqsEEbPdzMRpcJ3dUcV0qZkOD2xzXCgMdl0HCcqNFLD HVcn7G92d3IsqHHhSnMJwz5dD8L2g+E/3EhaTHuXBIgoomfrCXkdPJ4eCMC+80lnsBTx B4X6cxqmbPyi4sM4t95Hh5TdjpUN5jtEq91wurc3pkO0dMNwv8y+ZGtB+xhN55IB3xv6 x9nQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730439121; x=1731043921; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dLxjQrcCaaVGGvtLgShNAPhT3Cgn8U0JukzwhP4gn9Q=; b=OUptu4dnQbfOz+FKYos0vAnoiUxRvahEgfqRr5qv/EsLfzkpCyL5FifU8Vcv+62ZR2 GkgjNBov9xIZWlHo64dc9dWaDwQ1WBc/+4hRyCgvXsErWitcFTOlGmahxc3HLYgzR4vC OKw6X8o8td24MWeuPDIL4Y0XoFjS3BqUDsG4DVrdiz7yK1tG9ULE9zyQjr87+if0tmmC K8+C+dlXrakfqiXlm5zB6KwO9mNguCOjYH3mGi99qevvVdkpxo00VQvC9aY98x4gAuFc 7UZNv+cxs71oPZUtMK5iWm+qACHxt6Owp64IItb3hvksDh81cavFXSJ6JMiS+15zdJhe XnXw== X-Forwarded-Encrypted: i=1; AJvYcCVUCA9LOueD+CKt8BfWCNnWgkN5da56zIuSefKSO6VeyK/5UyN9076t+YRJP2Naf9rrFjlsy2sQqjPgC/M=@vger.kernel.org X-Gm-Message-State: AOJu0YyDQdbRFD6lHs/lWyBWcCHD381CBKfyjI1LRZMrsEA8nwUPwFx0 8SwbvQTATU6ldv6NkI+PGsM3TSEDrDqdBv9P8jzdzNoDbaOpkISjcPZOm77UzHM= X-Google-Smtp-Source: AGHT+IGfJJcj1mENjXC1Vpm0jvJt7zfygSNZDRom64f/4ZYJJcphI8fm9YkSg2HOu5J/h2LrA3jjkg== X-Received: by 2002:a05:600c:3547:b0:42c:b16e:7a22 with SMTP id 5b1f17b1804b1-431bb9855c0mr83772425e9.12.1730439121085; Thu, 31 Oct 2024 22:32:01 -0700 (PDT) Received: from localhost.localdomain ([2.222.231.247]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4327d6852fdsm46960505e9.34.2024.10.31.22.31.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 31 Oct 2024 22:32:00 -0700 (PDT) From: Alexey Klimov To: broonie@kernel.org, konradybcio@kernel.org, konrad.dybcio@oss.qualcomm.com, andersson@kernel.org, srinivas.kandagatla@linaro.org Cc: tiwai@suse.com, lgirdwood@gmail.com, perex@perex.cz, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dmitry.baryshkov@linaro.org, linux-sound@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 03/10] arm64: dts: qcom: qrb4210-rb2: add wcd937x codec support Date: Fri, 1 Nov 2024 05:31:47 +0000 Message-ID: <20241101053154.497550-4-alexey.klimov@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241101053154.497550-1-alexey.klimov@linaro.org> References: <20241101053154.497550-1-alexey.klimov@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" wcd937x codec contains soundwire RX and TX slave devices and can convert digital audio to analog audio and vice versa. The codec node also requires description of reset pin/gpio. Cc: Srinivas Kandagatla Signed-off-by: Alexey Klimov --- arch/arm64/boot/dts/qcom/qrb4210-rb2.dts | 55 ++++++++++++++++++++++++ 1 file changed, 55 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts b/arch/arm64/boot/dts= /qcom/qrb4210-rb2.dts index 283a67d8e71d..fc71f5930688 100644 --- a/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts +++ b/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts @@ -5,6 +5,7 @@ =20 /dts-v1/; =20 +#include #include #include #include @@ -154,6 +155,25 @@ codec { }; }; =20 + wcd937x: codec { + compatible =3D "qcom,wcd9370-codec"; + pinctrl-0 =3D <&wcd_reset_n>; + pinctrl-names =3D "default"; + reset-gpios =3D <&tlmm 82 GPIO_ACTIVE_LOW>; + vdd-buck-supply =3D <&vreg_l9a_1p8>; + vdd-rxtx-supply =3D <&vreg_l9a_1p8>; + vdd-px-supply =3D <&vreg_l9a_1p8>; + vdd-mic-bias-supply =3D <&vdc_vbat_som>; + qcom,micbias1-microvolt =3D <1800000>; + qcom,micbias2-microvolt =3D <1800000>; + qcom,micbias3-microvolt =3D <1800000>; + qcom,micbias4-microvolt =3D <1800000>; + qcom,mbhc-buttons-vthreshold-microvolt =3D <75000 150000 237000 500000 5= 00000 500000 500000 500000>; + qcom,rx-device =3D <&wcd937x_rx>; + qcom,tx-device =3D <&wcd937x_tx>; + #sound-dai-cells =3D <1>; + }; + vreg_hdmi_out_1p2: regulator-hdmi-out-1p2 { compatible =3D "regulator-fixed"; regulator-name =3D "VREG_HDMI_OUT_1P2"; @@ -607,6 +627,26 @@ &sleep_clk { clock-frequency =3D <32000>; }; =20 +&swr1 { + status =3D "okay"; + + wcd937x_rx: codec@0,4 { + compatible =3D "sdw20217010a00"; + reg =3D <0 4>; + qcom,rx-port-mapping =3D <1 2 3 4 5>; + }; +}; + +&swr0 { + status =3D "okay"; + + wcd937x_tx: codec@0,3 { + compatible =3D "sdw20217010a00"; + reg =3D <0 3>; + qcom,tx-port-mapping =3D <1 1 2 3>; + }; +}; + &tlmm { gpio-reserved-ranges =3D <43 2>, <49 1>, <54 1>, <56 3>, <61 2>, <64 1>, @@ -691,6 +731,21 @@ sdc2_card_det_n: sd-card-det-n-state { drive-strength =3D <2>; bias-pull-up; }; + + wcd_reset_n: wcd-reset-n-state { + pins =3D "gpio82"; + function =3D "gpio"; + drive-strength =3D <16>; + output-high; + }; + + wcd_reset_n_sleep: wcd-reset-n-sleep-state { + pins =3D "gpio82"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + output-low; + }; }; =20 &uart3 { --=20 2.45.2